# MIPS® Architecture Base: 32-bit Privileged Resource Architecture Technical Reference Manual

MIPS, microMIPS, and nanoMIPS Architectures

Revision 06.09 April 27, 2018 Public



Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Tech, LLC, a Wave Computing company ("MIPS") and MIPS' affiliates as applicable. Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS or MIPS' affiliates as applicable or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines. Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS (AND MIPS' AFFILIATES AS APPLICABLE) reserve the right to change the information contained in this document to improve function, design or otherwise.

MIPS and MIPS' affiliates do not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS-3, MIPS-32, MIPS-64, microMIPS-32, microMIPS-3D, MIPS-3D, MIPS-16, MIPS-16e, MIPS-Based, MIPS-Based, MIPS-VERIFIED, Aptiv logo, microAptiv logo, interAptiv logo, microMIPS logo, MIPS Technologies logo, MIPS-VERIFIED logo, proAptiv logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, 1074Kc, 1074Kf, R3000, R4000, R5000, Aptiv, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, IASim, iFlowtrace, interAptiv, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microAptiv, microMIPS, Navigator, OCI, PDtrace, the Pipeline, proAptiv, Pro Series, SEAD-3, SmartMIPS, SOC-it, and YAMON are trademarks or registered trademarks of MIPS and MIPS' affiliates as applicable in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

# **Contents**

C	hapter 1: About This Book	13
	1.1: Typographical Conventions	14
	1.1.1: Italic Text	14
	1.1.2: Bold Text	14
	1.1.3: Courier Text	14
	1.2: UNPREDICTABLE and UNDEFINED	
	1.2.1: UNPREDICTABLE	
	1.2.2: UNDEFINED	
	1.2.3: UNSTABLE	
	1.3: Special Symbols in Pseudocode Notation	
	1.4: For More Information	
CI	hapter 2: The MIPS32, microMIPS32, and nanoMIPS32Privileged Resource Architecture	19
	2.1: Introduction	
	2.2: Compliance	
	2.3: The MIPS Coprocessor Model	
	2.3.1: CP0 - The System Coprocessor	
	2.3.2: CP0 Registers	
		0
C	hapter 3: MIPS32, microMIPS32, and nanoMIPS32 Operating Modes	
	3.1: Debug Mode	
	3.2: Kernel Mode	
	3.3: Supervisor Mode	
	3.4: User Mode	
	3.5: Other Modes	
	3.5.1: 64-bit Floating-Point Operations Enable	
	3.5.2: 64-bit FPR Enable	22
	3.5.3: Coprocessor 0 Enable	23
	3.5.4: ISA Mode	23
C	hapter 4: Virtual Memory	24
	4.1: Differences between Releases of the Architecture	24
	4.1.1: Virtual Memory	
	4.1.2: Protection of Virtual Memory Pages	
	4.1.3: Context Register	
	4.1.4: Segmentation Control	
	4.1.5: Enhanced Virtual Addressing	
	4.2: Terminology	
	4.2.1: Address Space.	
	4.2.2: Segment and Segment Size	
	4.2.3: Physical Address Size (PABITS)	
	4.3: Virtual Address Spaces	
	4.4: Compliance	
	4.5: Access Control as a Function of Address and Operating Mode	
	4.6: Address Translation and Cacheability and Coherency Attributes for the kseg0 and kseg1 Segments.	
	4.7: Address Translation for the kused Segment when Status = 1	29 30
	T.I. MUULUGO HAHGIAHUH IVI IIID NUGGU OGUHIGHI WHGH OLALUGEDI — L	00

4.8: Special Behavior for the kseg3 Segment when Debug <sub>DM</sub> = 1	30
4.9: TLB-Based Virtual Address Translation	
4.9.1: Address Space Identifiers (ASID)	31
4.9.2: TLB Organization	
4.9.3: TLB Initialization.	
4.9.4: Address Translation	35
4.10: Segmentation Control	40
4.10.1: Exception Behavior under Segmentation Control	
4.11: Enhanced Virtual Addressing	
4.11.1: EVA Segmentation Control Configuration	
4.11.2: Enhanced Virtual Address (EVA) Instructions	
4.12: Hardware Page Table Walker	
4.12.1: Multi-Level Page Table support	
4.12.2: PTE and Directory Entry Format	
4.12.3: Hardware page table walking process	
Chapter 5: Common Device Memory Map	70
5.1: CDMMBase Register	
5.2: CDMM - Access Control and Device Register Blocks	
5.2.1: Access Control and Status Registers	
•	
Chapter 6: Interrupts and Exceptions	74
6.1: Interrupts	
6.1.1: Interrupt Modes	
6.1.2: Generation of Exception Vector Offsets for Vectored Interrupts	
6.2: Exceptions	
6.2.1: Exception Priority	
6.2.2: Exception Vector Locations.	
6.2.3: General Exception Processing	
6.2.4: EJTAG Debug Exception	
6.2.5: Reset Exception	
6.2.6: Soft Reset Exception	
6.2.7: Non Maskable Interrupt (NMI) Exception	
6.2.8: Machine Check Exception	
6.2.9: Address Error Exception	
6.2.10: TLB Refill Exception	
6.2.11: Execute-Inhibit Exception.	
6.2.12: Read-Inhibit Exception	
6.2.13: TLB Invalid Exception	
6.2.14: TLB Modified Exception	
6.2.15: Cache Error Exception	
6.2.16: Bus Error Exception	
6.2.17: Integer Overflow Exception	
6.2.18: Trap Exception	
6.2.19: System Call Exception	
6.2.20: Breakpoint Exception	
6.2.21: Reserved Instruction Exception	
6.2.22: Coprocessor Unusable Exception	
6.2.23: Floating-Point Exception	
6.2.24: Coprocessor 2 Exception	
6.2.25: Watch Exception	
6.2.26: Interrupt Exception	

Chapter 7: GPR Shadow Registers	
7.1. Introduction to Shadow Sets	
7.2. Support instructions	
Chapter 8: CP0 Hazards	112
8.1: Introduction	
8.2: Types of Hazards	
8.2.1: Possible Execution Hazards	
8.2.2: Possible Instruction Hazards	
8.3: Hazard Clearing Instructions and Events	
8.3.1: MIPS32 Instruction Encoding	
8.3.2: microMIPS32 Instruction Encoding	
Chapter 9: Coprocessor 0 Registers	
9.1: Coprocessor 0 Register Summary	
9.2: Notation	
9.3: Writing CPU Registers	
9.4: Index Register (CP0 Register 0, Select 0)	
9.5: VPControl (CP0 Register 0, Select 4)	
9.6: Random Register (CP0 Register 1, Select 0)	
9.7: EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select 0)	
9.8: GlobalNumber Register (CP0 Register 3, Select 1)	
9.9: Context Register (CP0 Register 4, Select 0)	
9.10: ContextConfig Register (CP0 Register 4, Select 1)	
9.11: UserLocal Register (CP0 Register 4, Select 2)	
9.12: Debug ContextID (CP0 Register 4, Select 4)	
9.13: MemoryMapID Register (CP0 Register 4, Select 5)	
9.14: PageMask Register (CP0 Register 5, Select 0)	
9.15: PageGrain Register (CP0 Register 5, Select 1)	
9.16: SegCtI0 (CP0 Register 5, Select 2)	
9.17: SegCtl1 (CP0 Register 5, Select 3)	
9.18: SegCtl2 (CP0 Register 5, Select 4)	
9.19: PWBase Register (CP0 Register 5, Select 5)	
9.20: PWField Register (CP0 Register 5, Select 6)	
9.21: PWSize Register (CP0 Register 5, Select 7)	
9.22: Wired Register (CP0 Register 6, Select 0)	
9.23: PWCtl Register (CP0 Register 6, Select 6)	
9.24: HWREna Register (CP0 Register 7, Select 0)	
9.25: BadVAddr Register (CP0 Register 8, Select 0)	
9.26: BadInstr Register (CP0 Register 8, Select 1)	
9.27: BadInstrP Register (CP0 Register 8, Select 2)	
9.28: BadInstrX Register (CP0 Register 8, Select 3)	
9.29: Count Register (CP0 Register 9, Select 0)	
9.30: Reserved for Implementations (CP0 Register 9, Selects 6 and 7)	
9.31: EntryHi Register (CP0 Register 10, Select 0)	
9.32: Compare Register (CP0 Register 11, Select 0)	
9.33: Reserved for Implementations (CP0 Register 11, Selects 6 and 7)	
9.34: Status Register (CP Register 12, Select 0)	
9.35: IntCtl Register (CP0 Register 12, Select 1)	
9.36: SRSCtl Register (CP0 Register 12, Select 2)	
9.37: SRSMap Register (CP0 Register 12, Select 3)	
9.38: Cause Register (CP0 Register 13, Select 0)	
9.39: NestedExc (CP0 Register 13, Select 5)	205

	9.40: Exception Program Counter (CP0 Register 14, Select 0)	206
	9.40.1: Special Handling of the EPC Register in Processors that Implement MIPS16e ASE or	
	nano/microMIPS32 Base Architecture	
	9.41: Nested Exception Program Counter (CP0 Register 14, Select 2)	
	9.42: Processor Identification (CP0 Register 15, Select 0)	
	9.43: EBase Register (CP0 Register 15, Select 1)	
	9.44: CDMMBase Register (CP0 Register 15, Select 2)	
	9.45: CMGCRBase Register (CP0 Register 15, Select 3)	
	9.46: BEVVA Register (CP0 Register 15, Select 4)	
	9.47: Configuration Register (CP0 Register 16, Select 0)	
	9.48: Configuration Register 1 (CP0 Register 16, Select 1)	
	9.49: Configuration Register 2 (CP0 Register 16, Select 2)	
	9.50: Configuration Register 3 (CP0 Register 16, Select 3)	
	9.51: Configuration Register 4 (CP0 Register 16, Select 4)	
	9.52: Configuration Register 5 (CP0 Register 16, Select 5)	
	9.53: Reserved for Implementations (CP0 Register 16, Selects 6 and 7)	
	9.54: Load Linked Address (CP0 Register 17, Select 0)	
	9.55: Memory Accessibility Attribute Register (CP0 Register 17, Select 1)	
	9.56: Memory Accessibility Attribute Register Index (CP0 Register 17, Select 2)	
	9.57: WatchLo Register (CP0 Register 18)	
	9.58: WatchHi Register (CP0 Register 19)	
	9.59: Reserved for Implementations (CP0 Register 22, all Select values)	
	9.60: Debug Register (CP0 Register 23, Select 0)	
	9.61: Debug2 Register (CP0 Register 23, Select 6)	
	9.62: DEPC Register (CP0 Register 24)	
	9.62.1: Special Handling of the DEPC Register in Processors That Implement the MIPS16e ASE or	
	microMIPS32 Base Architecture	
	9.63: Performance Counter Register (CP0 Register 25)	
	9.64: ErrCtl Register (CP0 Register 26, Select 0)	
	9.65: CacheErr Register (CP0 Register 27, Select 0)	
	9.66: TagLo Register (CP0 Register 28, Select 0, 2)	
	9.67: DataLo Register (CP0 Register 28, Select 1, 3)	
	9.68: TagHi Register (CP0 Register 29, Select 0, 2)	
	9.69: DataHi Register (CP0 Register 29, Select 1, 3)	
	9.70: ErrorEPC (CP0 Register 30, Select 0)	
	9.70.1: Special Handling of the ErrorEPC Register in Processors That Implement the MIPS16e ASI	
	microMIPS32 Base Architecture	
	9.71: DESAVE Register (CP0 Register 31)	
	9.72: KScratchn Registers (CP0 Register 31, Selects 2 to 7)	288
۱r	pendix A: Alternative MMU Organizations	289
٠.	A.1: Fixed Mapping MMU	
	A.1.1: Fixed Address Translation	
	A.1.2: Cacheability Attributes	
	A.1.3: Changes to the CP0 Register Interface	
	A.2: Block Address Translation	
	A.2.1: BAT Organization	
	A.2.2: Address Translation	
	A.2.3: Changes to the CP0 Register Interface	
	A.3: Dual Variable-Page-Size and Fixed-Page-Size TLBs	
	A.3.1: MMU Organization	
	A.3.2: Programming Interface	
	A.3.3: Changes to the TLB Instructions	
	•	

A.3.4: Changes to the CP0 Registers	299
A.3.5: Software Compatibility	
Appendix B: Revision History	303

# **Figures**

Figure 4.1: Virtual Address Space	
Figure 4.2: References as a Function of Operating Mode	28
Figure 4.3: Contents of a TLB Entry	32
Figure 4.4: Legacy addressability	52
Figure 4.5: EVA addressability	52
Figure 4.6: Legacy to EVA address configuration	53
Figure 4.7: Page Table Walk Process	57
Figure 4.8: Page Table Walk Process & CP0 Control fields	58
Figure 4.9: 4-byte Leaf PTE	62
Figure 4.10: 4-byte Non-Leaf PTE Options	
Figure 4.11: 4-Byte Rotated PTE Formats	
Figure 4.12: 8-byte Leaf PTE	
Figure 4.13: 8-Byte Non-leaf PTE Options	
Figure 4.14: 8-Byte Rotated PTE Formats	
Figure 5.1: Example Organization of the CDMM	
Figure 5.2: Access Control and Status Register	
Figure 6.1: Interrupt Generation for Vectored Interrupt Mode	
Figure 6.2: Interrupt Generation for External Interrupt Controller Interrupt Mode	
Figure 9.1: Index Register Format	
Figure 9.2: VPControl Register Format	
Figure 9.3: Random Register Format	
Figure 9-4: EntryLo0, EntryLo1 Register Format in Release 1 of the Architecture	
Figure 9-5: EntryLo0, EntryLo1 Register Format in Release 2 of the Architecture	
Figure 9-6: EntryLo0, EntryLo1 Register Format in Release 3 of the Architecture	
Figure 9-7: EntryLo0, EntryLo1 Register Format in Release 5	
Figure 9.8: GlobalNumber Register Format	
Figure 9.9: Context Register Format when Config3CTXTC=0 and Config3SM=0	
Figure 9.10: Context Register Format when Config3CTXTC=1 or Config3SM=1	
Figure 9.11: ContextConfig Register Format	
Figure 9.12: UserLocal Register Format	
Figure 9.13: Debug ContextID Register Format	
Figure 9.14: MemoryMapID Register Format	
Figure 9.15: PageMask Register Format	
Figure 9-16: PageGrain Register Format	
Figure 9.17: SegCtl0 Register Format (CP0 Register 5, Select 2)	
Figure 9.18: SegCtl1 Register Format (CP0 Register 5, Select 3)	
Figure 9.19: SegCtl2 Register Format (CP0 Register 5, Select 4)	
Figure 9.20: PWBase Register Format	
Figure 9.21: PWField Register Format	
Figure 9.22: PWSize Register Format	
Figure 9.23: Wired And Random Entries In The TLB	
Figure 9.24: Wired Register Format	
Figure 9.25: PWCtl Register Format	
Figure 9.26: HWREna Register Format	
Figure 9.27: BadVAddr Register Format	
Figure 9.28: BadInstr Register Format	
Figure 9.29: BadInstrP Register Format	179

Figure !	9.30: BadInstrX Register Format	180
Figure	9.31: Count Register Format	181
	9.32: EntryHi Register Format	
Figure :	9.33: Compare Register Format	184
Figure !	9.34: Status Register Format for Pre-Release 6	185
Figure	9.35: Status Register Format for Release 6	185
Figure	9.36: IntCtl Register Format	193
Figure !	9.37: SRSCtl Register Format	196
Figure !	9.38: SRSMap Register Format	199
	9.39: Cause Register Format	
Figure !	9.40: NestedExc Register Format	205
	9.41: EPC Register Format	
Figure !	9.42: NestedEPC Register Format	208
Figure !	9.43: PRId Register Format	209
Figure :	9.44: EBase Register Format	212
Figure !	9.45: EBase Register Format	212
Figure :	9.46: CDMMBase Register	215
Figure !	9.47: CMGCRBase Register	217
Figure !	9.48: BEVVA Register Format	218
Figure :	9.49: Config Register Format	220
Figure !	9.50: Config1 Register Format	224
Figure :	9.51: Config2 Register Format	228
	9-52: Config3 Register Format	
Figure :	9.53: Config4 Register Format (Pre-Release 6)	239
Figure :	9.54: Config4 Register Format (Release 6)	239
Figure :	9.55: Config5 Register Format	244
Figure :	9-56: LLAddr Register Format (pre Release 5)	254
	9-57: LLAddr Register Format (Release 5 and after)	
	9.58: MAAR Register Format if PageGrainELPA=0	
Figure :	9-59: MAAR Register Format if PageGrainELPA=1	258
Figure :	9.60: MAARI Index Register Format	262
	9.61: WatchLo Register Format	
	9.62: WatchHi Register Format	
Figure :	9.63: Performance Counter Control Register Format	273
Figure :	9.64: Performance Counter Counter Register Format	275
Figure !	9.65: Example CacheErr Register Format	278
	9-66: Example TagLo Register Format	
Figure :	9-67: Example TagLo Register Format for Release 5	281
	9.68: DataLo Register Format	
Figure	9.69: TagHi Register Format	283
Figure :	9.70: DataHi Register Format	284
Figure	9.71: ErrorEPC Register Format	285
Figure	9.72: KScratchn Register Format	288
Figure .	A.1: Memory Mapping when ERL = 0	291
Figure .	A.2: Memory Mapping when ERL = 1	292
Figure .	A.3: Config Register Additions	293
Figure .	A.4: Contents of a BAT Entry	294
Figure .	A.5: Random Register Format	300

# **Tables**

Table 1.1: Symbols Used in Instruction Operation Statements	15
Table 4.1: Virtual Memory Address Spaces	
Table 4.2: Address Space Access as a Function of Operating Mode	29
Table 4.3: Address Translation, Cacheability and Coherency Attributes for the kseg0 and kseg1 Segments	30
Table 4.4: Physical Address Generation	
Table 4.5: Segment Configuration for 3GB EVA	53
Table 4.6: EVA Load/Store Instructions	54
Table 4.7: Address translation behavior for EVA load/store instructions	54
Table 4.8: Address translation behavior for ordinary load/store instructions	55
Table 5.1: Access Control and Status Register Field Descriptions	72
Table 6.1: Interrupt Modes	75
Table 6.2: Request for Interrupt Service in Interrupt Compatibility Mode	76
Table 6.3: Relative Interrupt Priority for Vectored Interrupt Mode	79
Table 6.4: Exception Vector Offsets for Vectored Interrupts	84
Table 6.5: Interrupt State Changes Made Visible by EHB	85
Table 6.6: Priority of Exceptions	86
Table 6.7: Exception Type Characteristics	
Table 6.8: Exception Vector Base Addresses	
Table 6.9: Exception Vector Offsets	89
Table 6.10: Exception Vectors	
Table 6.11: Value Stored in EPC, ErrorEPC, or DEPC on an Exception	
Table 7.1: Instructions Supporting Shadow Sets	
Table 8.1: Possible Execution Hazards	
Table 8.2: Possible Instruction Hazards	
Table 8.3: Hazard Clearing Instructions	
Table 9.1: Coprocessor 0 Registers in Numerical Order	
Table 9.2: Read/Write Bit Field Notation	
Table 9.3: Index Register Field Descriptions	
Table 9.4: VPControl Register Field Descriptions	
Table 9.5: Random Register Field Descriptions	
Table 9.6: EntryLo0, EntryLo1 Register Field Descriptions in Release 1 of the Architecture	
Table 9.7: EntryLo0, EntryLo1 Register Field Descriptions in Release 2 of the Architecture	
Table 9.8: EntryLo Field Widths as a Function of PABITS	
Table 9.9: EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture	
Table 9.10: EntryLo0, EntryLo1 Register Field Descriptions in Release 5 of the Architecture	
Table 9.11: EntryLo Field Widths as a Function of PABITS in Release 5	
Table 9.12: Cacheability and Coherency Attributes	
Table 9.13: GlobalNumber Register Field Descriptions	
Table 9.14: Deriving Unique VPNum	
Table 9.15: Context Register Field Descriptions when Config3CTXTC=0 and Config3SM=0	
Table 9.16: Context Register Field Descriptions when Config3CTXTC=1 or Config3SM=1	
Table 9.17: ContextConfig Register Field Descriptions	
Table 9.18: Recommended ContextConfig Values	
Table 9.19: UserLocal Register Field Descriptions	. 140 177
Table 9.20. Debug Contextib Register Field Descriptions	
Table 9.22: PageMask Register Field Descriptions	
Table 3.22. Layerrask Hegistel Fleid Descriptions	100

	Values for the Mask and MaskX1 Fields of the PageMask Register	
	PageGrain Register Field Descriptions	
Table 9.25:	SegCtl0 Register Field Descriptions	158
	SegCtl1 Register Field Descriptions	
Table 9.27:	SegCtl2 Register Field Descriptions	159
Table 9.28:	CFG (Segment Configuration) Field Description	159
	Segment Configuration Access Control Modes	
	Segment Configuration legacy reset state	
	Segment Configuration partitioning of MIPS32 address space	
	PWBase Register Field Descriptions	
	PWField Register Field Descriptions	
	PWSize Register Field Descriptions	
	PS/PTEW Usage	
	Wired Register Field Descriptions	
	PWCtl Register Field Descriptions	
	HugePg Field and Huge Page configurations	
	Huge Page representation in Directory Levels	
	HWREna Register Field Descriptions	
	RDHWR Register Numbers	
	BadVAddr Register Field Descriptions	
	BadInstr Register Field Descriptions	
	BadInstr Register Field Descriptions	
	BadInstr Register Field Descriptions	
	Count Register Field Descriptions	
	EntryHi Register Field Descriptions	
	Compare Register Field Descriptions	
	Status Register Field Descriptions	
	IntCtl Register Field Descriptions	
	Sources for New SRSCtl <sub>CSS</sub> on an Exception or Interrupt	
	SRSMap Register Field Descriptions	
	Cause Register Field Descriptions	
	Cause Register ExcCode Field	
	NestedExc Register Field Descriptions	
	EPC Register Field Descriptions	
	NestedEPC Register Field Descriptions	
	PRId Register Field Descriptions	
		212
	EBase Register Field Descriptions	
	Conditions Under Which EBase1512 Must Be Zero	
	CDMMBase Register Field Descriptions	
	CMGCRBase Register Field Descriptions	
	BEVVA Register Field Descriptions	
	Config Register Field Descriptions	
	Config1 Register Field Descriptions	
	Config2 Register Field Descriptions	
	Config3 Register Field Descriptions	
	Config4 Register Field Descriptions	
	Config5 Register Field Descriptions	
	SegCtl0K Segment CCA Determination	
	LLAddr Register Field Descriptions (pre Release 5)	
	LLAddr Register Field Descriptions (Release 5 and after)	
Table 9.75:	MAAR Register Field Descriptions	259

Table 9.76: Valid Determination for MAAR Pair	261
Table 9.77: Speculate Determination for MAAR Pair	261
Table 9.78: MAARI Index Register Field Descriptions	262
Table 9.79: WatchLo Register Field Descriptions	
Table 9.80: WatchHi Register Field Descriptions	
Table 9.81: Example Performance Counter Usage of the PerfCnt CP0 Register	272
Table 9.82: Performance Counter Control Register Field Descriptions	273
Table 9.83: Performance Counter Counter Register Field Descriptions	276
Table 9.84: Example CacheErr Register Field Descriptions	278
Table 9.85: Example TagLo Register Field Descriptions	280
Table 9.86: Example TagLo Register Field Descriptions for Release 5	281
Table 9.87: DataLo Register Field Descriptions	282
Table 9.88: TagHi Register Field Descriptions	283
Table 9.89: DataHi Register Field Descriptions	284
Table 9.90: ErrorEPC Register Field Descriptions	
Table 9.91: KScratchn Register Field Descriptions	288
Table A.1: Physical Address Generation from Virtual Addresses	289
Table A.2: Config Register Field Descriptions	293
Table A.3: BAT Entry Assignments	294
Table A.4: Random Register Field Descriptions	301

#### Chapter 1

# **About This Book**

The MIPS® Architecture Base: 32-bit Privileged Resource Architecture Technical Reference Manual consists of the following documents:

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS32<sup>TM</sup> Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS32<sup>TM</sup> instruction set
- Volume III describes the MIPS32® and microMIPS32™ Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e<sup>TM</sup> Application-Specific Extension to the MIPS32® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX<sup>TM</sup> Application-Specific Extension to the MIPS64® Architecture and microMIPS64<sup>TM</sup>. It is not applicable to the MIPS32® document set nor the microMIPS32<sup>TM</sup> document set. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS® Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture .
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

#### 1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

#### 1.1.1 Italic Text

- is used for emphasis
- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as cached and uncached

#### 1.1.2 Bold Text

- represents a term that is being defined
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

#### 1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

#### 1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CPO usable bit set in the *Status* register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

#### 1.2.1 UNPREDICTABLE

**UNPREDICTABLE** operations can cause a result to be generated or not. **UNPREDICTABLE** operations can cause arbitrary exceptions. **UNPREDICTABLE** results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) that is inaccessible in the current processor mode.
- **UNPREDICTABLE** operations must not read, write, or modify the contents of memory or an internal state that is inaccessible in the current processor mode. For example, **UNPREDICTABLE** operations executed in user

mode must not access memory or an internal state that is only accessible in Kernel Mode or Debug Mode or in another process.

• UNPREDICTABLE operations must not halt or hang the processor.

#### 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior can have no impoact, or they can create an environment in which execution can no longer continue. **UNDEFINED** operations or behavior can cause data loss.

**UNDEFINED** operations or behavior must not cause the processor to enter a state from which there is no exit other than powering down the processor (hang). The assertion of any of the reset signals must restore the processor to an operational state.

#### 1.2.3 UNSTABLE

A sampling of an **UNSTABLE** value results in a legal transient value that was correct at some time prior to the sampling. Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode.

# 1.3 Special Symbols in Pseudocode Notation

Algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Table 1.1 lists the special symbols used in the pseudocode notation.

**Table 1.1 Symbols Used in Instruction Operation Statements** 

Symbol	Meaning
<b>←</b>	Assignment.
=, ≠	Tests for equality, inequality.
	Bit string concatenation.
x <sup>y</sup>	A <i>y</i> -bit string formed by <i>y</i> copies of the single-bit value <i>x</i> .
b#n	A constant value $n$ in base $b$ . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
0bn	A constant value <i>n</i> in base 2. For example: 0b100 represents the binary value 100 (decimal 4).
0xn	A constant value $n$ in base $16$ . For example: $0x100$ represents the hexadecimal value $100$ (decimal $256$ ).
x <sub>yz</sub>	Selection of bits $y$ through $z$ of bit string $x$ . Little-endian bit notation (rightmost bit is 0) is used. If $y$ is less than $z$ , this expression is an empty (zero length) bit string.
+, -	2's complement or floating-point arithmetic: addition, subtraction.
*,×	2's complement or floating-point multiplication (both used for either).
div	2's complement integer division.
mod	2's complement modulo.
/	Floating-point division.
<	2's complement less-than comparison.
>	2's complement greater-than comparison.

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning
≤	2's complement less-than or equal comparison.
≥	2's complement greater-than-or-equal comparison.
nor	Bitwise logical NOR.
xor	Bitwise logical XOR.
and	Bitwise logical AND.
or	Bitwise logical OR.
not	Bitwise inversion.
&&	Logical (non-bitwise) AND.
<<	Logical shift left (shift in zeros at right-hand-side).
>>	Logical shift right (shift in zeros at left-hand-side).
GPRLEN	The length, in bits (32 or 64), of the CPU general-purpose registers.
GPR[x]	CPU general-purpose register $x$ . The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, $GPR[x]$ is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$ .
SGPR[s,x]	From Release 2 on of the Architecture, multiple copies of the CPU general-purpose registers can be implemented. <i>SGPR</i> [ <i>s</i> , <i>x</i> ] refers to GPR set <i>s</i> , register <i>x</i> .
FPR[x]	Floating-point operand register x
FCC[CC]	Floating-point condition code CC. FCC[0] has the same value as COC[1].
FPR[x]	Floating-point (coprocessor unit 1), general register <i>x</i>
CPR[z,x,s]	Coprocessor unit z, general register x, select s.
CP2CPR[x]	Coprocessor unit 2, general register x.
CCR[z,x]	Coprocessor unit z, control register x.
CP2CCR[x]	Coprocessor unit 2, control register x.
COC[z]	Coprocessor unit z condition signal.
Xlat[x]	Translation of the MIPS16e GPR number <i>x</i> into the corresponding 32-bit GPR number.
BigEndianMem	Endian mode as configured at chip reset (0 for little-endian, 1 for big-endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions (0 for little-endian, 1 for big-endian). In User mode, this endianness can be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU can be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only. It is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian can be computed as (SR <sub>RE</sub> and User mode).
LLbit	Bit of <b>virtual</b> state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs and is tested by the conditional store. It is cleared (by exception return instructions) during other CPU operation, when a store to the location is no longer atomic.

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning				
I:, I+n:, I-n:	This iss a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to "execute." Unless otherwise stated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of <b>I</b> . Sometimes, effects of an instruction appear to occur either earlier or later (during the instruction time of another instruction). When this happens, the instruction operation is written in sections labeled with the instruction time relative to the current instruction <b>I</b> , in which the effect of that pseudocode appears to occur. For example, an instruction can have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction operation description that writes the result register in a section labeled <b>I+1</b> .  The effect of pseudocode statements for the current instruction labelled <b>I+1</b> appears to occur "at the same time" as the effect of pseudocode statements labeled <b>I</b> for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur "at the same time," there is no defined order. Programs must not depend on a particular order of evaluation between such sections.				
PC	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot.  In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. The PC value contains a full 32-bit address, all bits of which are significant during a memory reference.				
ISA Mode	In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architectures, the <i>ISA Mode</i> is a single-bit register that determines the mode in which the processor is executing.				
		Encoding	Meaning		
		1	32-bit MIPS instructions.  MIPS16e or microMIPS instructions. ISA Mode is not applicable to a nanoMIPS implementation.		
	In the MIPS Architecture, the ISA Mode value is only visible indirectly, such as when the processor scombined value of the upper bits of PC and the ISA Mode into a GPR on a jump-and-link or branch-a instruction, or into a Coprocessor 0 register on an exception.				
PABITS	Represents the number of physical address bits implemented by the symbol PABITS. If 36 physical address bits are implemented, the size of the physical address space is $2^{PABITS} = 2^{36}$ bytes.				
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.  MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In this case, <b>FP32RegisterMode</b> is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had thirty-two 32-bit FPRs. If this bit is a 1, the processor operates with thirty-two 64-bit FPRs.  The value of <b>FP32RegistersMode</b> is computed from the FR bit in the <i>Status</i> register.				
InstructionInBranchDe- laySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. The value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.				

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning
tion, argument)	Causes an exception to be signaled using the exception parameter as the type of exception, and the argument parameter as an exception-specific argument. Control does not return from this pseudocode function; the exception is signaled at the point of the call.

# 1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: http://www.mips.com

For comments or questions on the MIPS32® Architecture or this document, send email to <a href="mailto:support@mips.com">support@mips.com</a>.

# The MIPS32, microMIPS32, and nanoMIPS32Privileged Resource Architecture

#### 2.1 Introduction

The MIPS32, microMIPS32, and nanoMIPS32 Privileged Resource Architecture (PRA) provides the mechanisms to manage the resources of the CPU: virtual memory, caches, exceptions, and user contexts. The effects of some components of the PRA, such as the virtual memory layout, are user-visible. Many other components are visible only to the operating system kernel and to systems programmers.

# 2.2 Compliance

The *Required* designation in this document means that the feature is required of all processors claiming compatibility with the Architecture. Features described as *Recommended* should be implemented unless there is an overriding need not to do so. Features described as *Optional* provide a standardization of features that may or may not be appropriate for a particular MIPS processor implementation. If such a feature is implemented, it must be implemented as described in this document if a processor claims compatibility with the Architecture.

In some cases, there are features within features that have different levels of compliance. For example, if there is an *Optional* field within a *Required* register, this means that the register must be implemented, but the field may or may not be, depending on the implementation. Similarly, if there is a *Required* field within an *Optional* register, this means that if the register is implemented, it must have the specified field.

# 2.3 The MIPS Coprocessor Model

The MIPS ISA provides for up to four coprocessors. A coprocessor extends the functionality of the MIPS ISA, while sharing the instruction fetch and execution control logic of the CPU. Some coprocessors, such as the system coprocessor and the floating-point unit, are standard parts of the ISA and are specified as such in the architecture documents. Coprocessors are generally optional, with one exception: CP0, the system coprocessor, is required. CP0 is the ISA interface to the PRA and provides full control of the processor state and modes.

#### 2.3.1 CP0 - The System Coprocessor

CP0 provides an abstraction of the functions necessary to support an operating system: exception handling, memory management, scheduling, and control of critical resources. The interface to CP0 is through various instructions encoded with the *COP0* opcode, including the ability to move data to, and from, the CP0 registers, as well as specific functions that modify CP0 state. The CP0 registers and the interaction with them make up much of the PRA.

# 2.3.2 CP0 Registers

The CP0 registers provide the interface between the ISA and the PRA. The CP0 registers are described in Chapter 9, "Coprocessor 0 Registers" on page 117.

# MIPS32, microMIPS32, and nanoMIPS32 Operating Modes

The MIPS32, microMIPS32, and nanoMIPS32 PRA requires two operating modes: User Mode and Kernel Mode. In User Mode, the programmer can access the CPU and FPU registers that are provided by the ISA, as well as a flat, uniform virtual memory address space. In Kernel Mode, the system programmer can access the full capabilities of the processor, as well as change the virtual memory mapping, control the system environment, and context switch between processes.

The MIPS PRA also supports the implementation of two additional modes: Supervisor Mode and EJTAG Debug Mode. See the EJTAG specification for a description of Debug Mode.

Release 2 of the MIPS32 Architecture added support for 64-bit coprocessors (and, in particular, 64-bit floating-point units) with 32-bit CPUs. Thus, certain floating-point instructions that previously were enabled by 64-bit operations on a MIPS64 processor now are enabled by new 64-bit floating-point operations. Release 3 introduced the micro-MIPS instruction set, allowing all microMIPS processors to implement a 64-bit floating-point unit.

Release 6 introduces the nanoMIPS instruction set. The nanoMIPS instruction set provides access to the same instruction set extensions (example, COP1 floating-point instructions) that microMIPS had access to.

# 3.1 Debug Mode

For processors that implement EJTAG, the processor is operating in Debug Mode if the DM bit in the CP0 *Debug* register is 1. If the processor is in Debug Mode, it has full access to all resources that are available to Kernel Mode operations.

#### 3.2 Kernel Mode

The processor is in Kernel Mode when the *DM* bit in the *Debug* register is 0 (if the processor implements Debug Mode), and any of the following is true:

- The KSU field in the CP0 Status register contains 0b00.
- The EXL bit in the Status register is 1.
- The ERL bit in the Status register is 1.

The processor enters Kernel Mode at power-up, or as the result of an interrupt, exception, or error. The processor leaves Kernel Mode and enters User Mode or Supervisor Mode when all of the previous three conditions are false, usually as the result of an ERET instruction.

#### 3.3 Supervisor Mode

The processor is operating in Supervisor Mode (if that optional mode is implemented by the processor) when all of the following are true:

- The *DM* bit in the *Debug* register is 0 (if the processor implements Debug Mode).
- The KSU field in the Status register contains 0b01.
- The EXL and ERL bits in the Status register are both 0.

#### 3.4 User Mode

The processor is operating in User Mode when all of the following are true:

- The DM bit in the Debug register is 0 (if the processor implements Debug Mode).
- The KSU field in the Status register contains 0b10.
- The EXL and ERL bits in the Status register are both 0.

#### 3.5 Other Modes

#### 3.5.1 64-bit Floating-Point Operations Enable

Instructions that are implemented by a 64-bit floating-point unit are legal under any of the following conditions:

- In an implementation of Release 1 of the Architecture, 64-bit floating-point operations are never {{Verify}} enabled in a MIPS32 processor.
- In an implementation of Release 2 or later of the , 64-bit floating-point operations are enabled if the *F64* bit in the *FIR* register is 1. The processor must also implement the floating-point data type. Release 3 introduced the microMIPS instruction set; on all microMIPS processors, 64-bit floating-point operations are enabled if the F64 bit in the *FIR* register is 1. The same applies to the Release 6 nanoMIPS instructions.

#### 3.5.2 64-bit FPR Enable

Access to 64-bit FPRs is controlled by the FR bit in the Status register. If the FR bit is 1, the FPRs are interpreted as thirty-two 64-bit registers that can contain any data type. If the FR bit is 0, the FPRs are interpreted as thirty-two 32-bit registers, any of which can contain a 32-bit data type (W, S). In this case, 64-bit data types are contained in even-odd pairs of registers.

In Release 1 of the Architecture, 64-bit FPRs are supported in a MIPS64 processor. In Release 2 of the Architecture, 64-bit FPRs are supported in a 64-bit floating-point unit, for both MIPS32 and MIPS64 processors. From Release 3 and later of the Architecture, 64-bit FPRs are supported for all processors, including all nano/microMIPS processors. As of Release 5 of the Architecture, if floating-point is implemented, then *FR*=1 is required; that is, the 64-bit FPU, with the *FR*=1 64-bit FPU register model, is required. The *FR*=0 32-bit FPU register model continues to be required.

The operation of the processor is **UNPREDICTABLE** under the following conditions:

- The FR bit is 0, 64-bit operations are enabled, and a floating-point instruction is executed whose datatype is L or PS.
- The FR bit is 0, and an odd register is referenced by an instruction whose datatype is 64 bits.

#### 3.5.3 Coprocessor 0 Enable

Access to Coprocessor 0 registers are enabled under any of the following conditions:

- The processor is running in Kernel Mode or Debug Mode, as defined above.
- The *CU0* bit in the *Status* register is 1.

#### 3.5.4 ISA Mode

Release 3 of the Architecture introduced a second branch of the instruction set family, microMIPS32. Devices can implement both ISA branches (MIPS32 and microMIPS32) or only one branch.

The ISA Mode bit is used to specify which ISA branch to use when decoding instructions. This bit is normally not visible to software. Its value is saved to any GPR used as a jump target address, such as GPR31 when written by a JAL instruction, or the source register for a JR instruction.

For processors that implement the MIPS32 ISA, the ISA Mode bit value of zero selects MIPS32. For processors that implement the microMIPS32 ISA, the ISA Mode bit value of 1 selects microMIPS32. For processors that implement the MIPS16e<sup>TM</sup> ASE, the ISA Mode bit value of 1 selects MIPS16e. A processor is not allowed to implement both MIPS16e and microMIPS.

Please read *Volume II-B: Introduction to the microMIPS32 Instruction Set*, Section 5.3, "ISA Mode Switch" for a detailed description of ISA mode switching between the ISA branches and the ISA Mode bit.

The concept of ISA Mode does not apply to Release 6 nanoMIPS. In effect, the ISA Mode bit is 0.

#### Chapter 4

# **Virtual Memory**

#### 4.1 Differences between Releases of the Architecture

#### 4.1.1 Virtual Memory

In Release 1 of the Architecture, the minimum page size was 4 kB, with optional support for pages as large as 256 MB. In Release 2 of the Architecture (and subsequent releases), optional support for 1 kB pages was added for use in specific embedded applications that require access to pages smaller than 4 kB. Such usage is expected to be in conjunction with a default page size of 4 kB and is not intended, or suggested, to replace the default 4 kB page size; rather, to augment it.

Support for 1 kB pages involves the following changes:

- Addition of the *PageGrain* register. This register is also used by the SmartMIPS<sup>TM</sup> ASE specification, but bits used by Release 2 of the Architecture and those used by the SmartMIPS ASE specification do not overlap.
- Modification of the *EntryHi* register to enable writes to, and use of, bits 12..11 (*VPN2X*).
- Modification of the PageMask register to enable writes to, and use of, bits 12..11 (MaskX).
- Modification of the *EntryLo0* and *EntryLo1* registers to shift the *Config3<sub>SP</sub>* field to the left by two bits, when 1 kB page support is enabled, to create space for two lower-order physical address bits.

Support for 1 kB pages is denoted by the  $Config3_{SP}$  bit; it is enabled by the  $PageGrain_{FSP}$  bit.

#### 4.1.2 Protection of Virtual Memory Pages

In Release 3 of the Architecture, two optional control bits are added to each TLB entry. These bits, *RI* (*Read Inhibit*) and *XI* (*Execute Inhibit*), allow more types of protection to be used for virtual pages, including write-only pages and non-executable pages.

This feature originated in the SmartMIPS ASE but has been modified from the original SmartMIPS definition. For the Release 3 version of this feature, each of the *RI* and *XI* bits can be separately implemented. For the Release 3 version of this feature, new exception codes are used when a TLB access does not obey the *RI/XI* bits.

#### 4.1.3 Context Register

In Release 3 of the Architecture, the *Context* register is a read/write register containing a address pointer to an arbitrary power-of-two aligned data structure in memory, such as an entry in the page table entry (PTE) array. In Releases 1 and 2, this pointer was defined to reference a fixed-sized 16-byte structure in memory within a linear array contain-

ing an entry for each even/odd virtual page pair. The Release 3 version of the *Context* register can be used more generally.

This feature originated in the SmartMIPS ASE. This feature is optional in the Release 3 version of the base architecture.

#### 4.1.4 Segmentation Control

In Release 3 of the Architecture includes an optional programmable segmentation feature. This improves the flexibility of the MIPS virtual address space.

With Segmentation Control, address translation begins by matching a virtual address to the region specified in a Segment Configuration. Thus, the virtual address space is definable as the set of memory regions specified by Segment Configurations. The behavior and attributes of each region are also specified by Segment Configurations. Six Segment Configurations are defined, fully mapping the virtual address space.

#### 4.1.5 Enhanced Virtual Addressing

In Release 3 of the Architecture has an optional Enhanced Virtual Addressing (EVA) feature. EVA is a configuration of Segmentation Control and a set of kernel mode load/store instructions allowing direct access to user-mode memory space from kernel mode. In EVA, Segmentation Control is programmed to define two address ranges, a three-GB range with mapped-user, mapped-supervisor, and unmapped-kernel access modes, and a one-GB address range with mapped-kernel access mode.

### 4.2 Terminology

#### 4.2.1 Address Space

An *Address Space* is the range of all possible addresses that can be generated. There is one 32-bit Address Space in the MIPS32 Architecture.

#### 4.2.2 Segment and Segment Size

A Segment is a defined subset of an Address Space that has self-consistent reference and access behavior. Segments are either  $2^{29}$  or  $2^{31}$  bytes in size, depending on the specific Segment.

#### 4.2.3 Physical Address Size (PABITS)

The number of physical address bits implemented is represented by the symbol *PABITS*. As such, if 36 physical address bits were implemented, the size of the physical address space would be  $2^{PABITS} = 2^{36}$  bytes. The format of the *EntryLo0* and *EntryLo1* registers implicitly limits the physical address size to  $2^{36}$  bytes. Software can determine the value of PABITS by writing all ones to the *EntryLo0* or *EntryLo1* registers, then reading the value back. Bits read as "1" from the *PFN* field allow software to determine the boundary between the *PFN* and 0 fields to calculate the value of PABITS.

## 4.3 Virtual Address Spaces

The 32-bit virtual address space is divided into five segments, as shown in Figure 4.1.

Figure 4.1 Virtual Address Space

0xFFFF FFFF         Kernel Mapped           0xE000 0000         Supervisor Mapped           0xC000 0000         Supervisor Mapped           0xBFFF FFFF         Kernel Unmapped Uncached           0xA000 0000         Kernel Unmapped           0x8000 0000         User Mapped           0x7FFF FFFF         User Mapped		
Nxe000 0000   Supervisor Mapped		
0xE000 0000         Supervisor Mapped           ksseg         Supervisor Mapped           0xC000 0000         Kernel Unmapped Uncached           0xA000 0000         Kernel Unmapped           0x8000 0000         Viser Mapped    User Mapped	0xFFFF FFFF	Kernel Mapped
0xDFFF FFFF ksseg 0xC000 0000 0xBFFF FFFF kseg1 0xA000 0000 0x9FFF FFFF kseg0 0x8000 0000 0x7FFF FFFF User Mapped  useg	kseg3	
	0xE000 0000	
0xC000 0000         Kernel Unmapped Uncached           kseg1         Kernel Unmapped Uncached           0xA000 0000         Kernel Unmapped           0x8000 0000         Viser Mapped    User Mapped	0xDFFF FFFF	Supervisor Mapped
0xBFFF FFFF kseg1 0xA000 0000 0x9FFF FFFF kseg0 0x8000 0000 0x7FFF FFFF  useg	ksseg	
kseg1 0xA000 0000 0x9FFF FFFF kseg0 0x8000 0000 0x7FFF FFFF  useg  useg	0xC000 0000	
0xA000 0000 0x9FFF FFFF Kernel Unmapped kseg0 0x8000 0000 0x7FFF FFFF User Mapped  useg	0xBFFF FFFF	Kernel Unmapped Uncached
0x9FFF FFFF Kernel Unmapped 0x8000 0000 0x7FFF FFFF User Mapped  useg	kseg1	
	0xA000 0000	
0x8000 0000 0x7FFF FFFF  User Mapped  useg	0x9FFF FFFF	Kernel Unmapped
0x7FFF FFFF User Mapped useg	kseg0	
useg	0x8000 0000	
useg	0x7FFF FFFF	User Mapped
0×0000 0000	useg	
0x0000 0000		
0×0000 0000		
0x0000 0000		
0×0000 0000		
0x0000 0000		
0x0000 0000		
	0x0000 0000	

Each Segment of an Address Space is classified as "Mapped" or "Unmapped". A "Mapped" address is translated through the TLB or other address translation unit. An "Unmapped" address is not translated through the TLB and provides a window into the lowest portion of the physical address space, starting at physical address zero, and with a size corresponding to the size of the unmapped Segment.

The kseg1 Segment is classified as "Uncached". References to this Segment bypass all levels of the cache hierarchy and allow direct access to memory without interference from the caches.

Table 4.1 lists the same information in tabular form. Each Segment of an Address Space is associated with one of the

**Table 4.1 Virtual Memory Address Spaces** 

VA <sub>3129</sub>	Segment Name(s)	Address Range	Associated with Mode	Reference Legal from Mode(s)	Actual Segment Size
0b111	kseg3	0xFFFF FFFF through 0xE000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b110	sseg ksseg	0xDFFF FFFF through 0xC000 0000	Supervisor	Supervisor Kernel	2 <sup>29</sup> bytes
0b101	kseg1	0xBFFF FFFF through 0xA000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b100	kseg0	0x9FFF FFFF through 0x8000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b0xx	useg suseg kuseg	0x7FFF FFFF through 0x0000 0000	User	User Supervisor Kernel	2 <sup>31</sup> bytes

three processor operating modes (User, Supervisor, or Kernel). A Segment associated with a mode is accessible if the processor is running in that or a more privileged mode. For example, a Segment associated with User Mode is accessible when the processor is running in User, Supervisor, or Kernel Modes. A Segment is not accessible if the processor is running in a less privileged mode than that associated with the Segment. For example, a Segment associated with Supervisor Mode is not accessible when the processor is running in User Mode, and such a reference results in an Address Error Exception. The "Reference Legal from Mode(s)" column in Table 4-2 lists the modes from which each Segment can be referenced legally.

If a Segment has more than one name, each name denotes the mode from which the Segment is referenced. For example, the Segment name "useg" denotes a reference from user mode, while the Segment name "kuseg" denotes a reference to the same Segment from kernel mode.

Figure 4.2 shows the Address Space as seen when the processor is operating in each of the operating modes.

Figure 4.2 References as a Function of Operating Mode

User Mode References		Supervisor	Supervisor Mode References		Kernel Mode References	
0xFFFF FFFF	Address Error	0xFFFF FFFF	Address Error	0xFFFF FFFF	Kernel Mapped	
				kseg3		
		0xE000 0000		0xE000 0000		
		0xDFFF FFFF	Supervisor Mapped	0xDFFF FFFF	Supervisor Mapped	
		sseg		ksseg		
		0xC000 0000		0xC000 0000		
		0xBFFF FFFF	Address Error	0xBFFF FFFF	Kernel Unmapped	
				kseg1	Uncached	
				0000 000Ax0		
				0x9FFF FFFF	Kernel Unmapped	
				kseg0		
0x8000 0000		0x8000 0000		0x8000 0000		
0x7FFF FFFF	User Mapped	0x7FFF FFFF	User Mapped	0x7FFF FFFF	User Mapped	
useg		suseg		kuseg		
0x0000 0000		0x0000 0000		0x0000 0000		

# 4.4 Compliance

A MIPS32 or nano/microMIPS32 compliant processor must implement the following Segments:

- useg/kuseg
- kseg0
- kseg1

A MIPS32 or nano/microMIPS32-compliant processor using TLB-based address translation also must implement the kseg3 Segment. It is strongly recommended that the sseg segment be implemented, whether Supervisor Mode is implemented or not.

It is implementation-dependent whether a MIPS32 and nano/microMIPS32 compliant processor implements Supervisor Mode and the Segment associated with that mode. If Supervisor Mode is implemented, it must be implemented as described here. If Supervisor Mode is not implemented, a processor can implement the sseg Segment, or treat refer-

ences to it as address error exceptions. If the ksseg Segment (renamed as kseg2) is implemented, it is treated as a kernel Segment.

# 4.5 Access Control as a Function of Address and Operating Mode

Table 4.2 lists the action taken by the processor for each section of the 32-bit Address Space as a function of the processor's operating mode. The selection of TLB Refill vector and other special behavior is listed for each reference.

Table 4.2 Address Space Access as a Function of Operating Mode

		Action when Referenced from Operating Mode		
Virtual Address Range	Segment Name(s)	User Mode	Supervisor Mode	Kernel Mode
0xFFFF FFFF	kseg3	Address Error	Address Error	Mapped
through				See Section 4.8 for special behavior when Debug <sub>DM</sub> = 1.
0xE000 0000				CDW
0xDFFF FFFF	sseg ksseg	Address Error	Mapped	Mapped
through				
0xC000 0000				
0xBFFF FFFF	kseg1	Address Error	Address Error	Unmapped, Uncached
through				See Section 4.6.
0xA000 0000				
0x9FFF FFFF	kseg0	Address Error	Address Error	Unmapped
through				See Section 4.6.
0x8000 0000				
0x7FFF FFFF	useg	Mapped	Mapped	Unmapped if Status <sub>ERL</sub> =1
through	suseg kuseg			See Section 4.7.
0x0000 0000				Mapped if Status <sub>ERL</sub> =0.

# 4.6 Address Translation and Cacheability and Coherency Attributes for the kseg0 and kseg1 Segments

The kseg0 and kseg1 Unmapped Segments provide a window into the least significant  $2^{29}$  bytes of physical memory; these are not translated using the TLB or other address translation unit. The cacheability and coherency attribute of the kseg0 Segment is supplied by the K0 field of the CP0 *Config* register. The cacheability and coherency attribute for the kseg1 Segment is always Uncached. Table 4.3 describes how this transformation is done, as well as the source of

the cacheability and coherency attributes for each Segment.

Table 4.3 Address Translation, Cacheability and Coherency Attributes for the kseg0 and kseg1 Segments

Segment Name	Virtual Address Range	Generates Physical Address	Cache Attribute
kseg1	0xBFFF FFFF	0x1FFF FFFF	Uncached
	through	through	
	0xA000 0000	0x0000 0000	
kseg0	0x9FFF FFFF	0x1FFF FFFF	From K0 field of <i>Config</i> Register.
	through	through	
	0x8000 0000	0x0000 0000	

# 4.7 Address Translation for the kuseg Segment when $Status_{ERL} = 1$

To support the cache error handler, the kuseg Segment becomes an unmapped, uncached Segment, similar to the kseg1 Segment, if the *ERL* bit is set in the *Status* register. Where Release 5 *SegCtl* is supported, if the *EU bit* is set for any segment, then similarly it becomes unmapped, uncached when *ERL* bit is set. This allows the cache error exception code to operate uncached using GPR R0 as a base register to save other GPRs before use.

All processors must transform at least the lower  $2^{29}$  bytes of kuseg. It is implementation-dependent whether  $VA_{31..29}$  participates in the transformation, allowing implementations the flexibility of using the same transformation on these bits as are used to transform kseg0 or kseg1.

# 4.8 Special Behavior for the kseg3 Segment when Debug<sub>DM</sub> = 1

If EJTAG is implemented on the processor, the EJTAG block must treat the virtual address range 0xFF20 0000 through 0xFF3F FFFF, inclusive, as a special memory-mapped region in Debug Mode. A MIPS32 and nano/microMIPS32 compliant implementation that also implements EJTAG must:

- explicitly range-check the address range as given, and not assume that the entire region between 0xFF20 0000 and 0xFF3F FFFF is included in the special memory-mapped region.
- enable the special EJTAG mapping for this region only in EJTAG Debug mode.

Even in Debug mode, normal memory rules can apply in some cases. See the EJTAG specification for details on this mapping.

# 4.9 TLB-Based Virtual Address Translation<sup>1</sup>

This section describes the TLB-based virtual address translation mechanism. The only TLB-based translation mechanism supported is the one described below. Sufficient TLB entries must be implemented to avoid a TLB exception loop on load and store instructions. The minimum is three entries for a case such as:

The TLB must be capable of holding two instruction stream and one data stream translations. Additional entries can be required if the PTEs are mapped through kernel virtual addresses. In this case, three additional TLB entries may be required to map the PTEs containing the translations for the instruction and data addresses. The *Wired* register can effectively reduce the number of TLB entries available to process TLB/XTLB Refill exceptions. The realistic minimum number of TLB entries is a function of the operating system running on the processor. Sixteen entries is a realistic minimum for simple operating systems. More may be required for complex operating systems.

#### 4.9.1 Address Space Identifiers (ASID)

The TLB-based translation mechanism supports Address Space Identifiers to uniquely identify the same virtual address across different processes. The operating system assigns ASIDs to each process, and the TLB keeps track of each ASID during address translation. In certain circumstances, the operating system may want to associate the same virtual address with all processes; for this, the TLB includes a global (G) bit which over-rides the ASID comparison during translation.

Release 6 adds support for a 32-bit MemoryMapID as a means to de-alias unique address spaces. ASID can be replaced by MemoryMapID on Release 6 cores if  $Config5_{MI} = 1$ . Any ASID reference in Virtual Memory may be substituted with MemoryMapID instead, that is, MemoryMapID can be conceptually thought of as a 32-bit ASID for the purpose of understanding its impact. See CP0 *MemoryMapID* for more details.

#### 4.9.2 TLB Organization

The TLB is a fully-associative structure for translating virtual addresses. Each entry contains two logical components: a comparison section, and a physical translation section. The comparison section includes the virtual page number (VPN2 and, in Release 2 and subsequent releases, VPNX, which is the virtual page number/2 since each entry maps two physical pages) of the entry, the ASID, the G(lobal) bit, and a recommended mask field that allows mapping different page sizes with a single entry. The physical translation section contains a pair of entries, each of which contains the physical page frame number (PFN), a valid (V) bit, a dirty (D) bit, optionally read-inhibit and execute-inhibit (RI & XI) bits, and a cache coherency field (C) for which the valid encodings are given in Table 9.12. There are two entries in the translation section for each TLB entry because each TLB entry maps an aligned pair of virtual pages, and the pair of physical translation entries corresponds to the even and odd pages of the pair.

In Revision 3 of the architecture, the RI and XI bits were added to the TLB to enable more secure access of memory pages. These bits (along with the Dirty bit) allow the implementation of read-only, write-only, and no-execute access policies for mapped pages.

Figure 4.3 shows the logical arrangement of a TLB entry, including the optional support added in Release 2 of the Architecture for 1 kB page sizes. Light grey fields denote extensions to the right that are required to support 1 kB page sizes. This extension is not present in an implementation of Release 1 of the Architecture. The physical arrange-

See A.1 "Fixed Mapping MMU" on page 289 and A.2 "Block Address Translation" on page 293 for descriptions of alternative MMU organizations.

ment of the TLB entry data is implementation-dependent. The implemented size of the VPN2, VPN2X, PFN0, and PFN1 fields can vary as a function of supported virtual address modes and of the needs of the implementation. Implementations of Release 2 (and subsequent releases) of the Architecture that do not support the optional features need not implement the extended fields.




Figure 4.3 Contents of a TLB Entry

The fields of the TLB entry correspond exactly to the fields in the CP0 PageMask, EntryHi, EntryLo0, and EntryLo1 registers. The even page entries in the TLB (such as PFN0) come from EntryLo0. Similarly, odd page entries come from EntryLo1.

#### 4.9.3 TLB Initialization

In many processor implementations, software must initialize the TLB during the power-up process. In processors that detect multiple TLB matches, and signal this through a machine-check assumption, software must be able to handle such an exception or use a TLB initialization algorithm that minimizes, or eliminates, the possibility of the exception.

In Release 1 of the Architecture, processor implementations can detect and report multiple TLB matches either on a TLB write (TLBWI or TLBWR instructions) or a TLB read (TLB access or TLBR or TLBP instructions). In Release 2 (and subsequent releases) of the Architecture, processor implementations are limited to reporting multiple TLB matches only on a TLB write; this is also true of most implementations of Release 1 of the Architecture.

The following code example shows a TLB initialization routine that, on implementations of Release 2 (and subsequent releases) of the Architecture, eliminates the possibility of reporting a machine check during TLB initialization. This example has an equivalent effect on implementations of Release 1 of the Architecture that report multiple TLB exceptions only on a TLB write and minimizes the probability of such an exception on other implementations. The following example is for processors that do not implement TLB invalidate instructions, that is: Config4<sub>IE</sub>=0x0.

```
/*
 * InitTLB
 *
 * Initialize the TLB to a power-up state, guaranteeing that all entries
 * are unique and invalid.
 *
```

```
* Arguments:
    a0 = Maximum TLB index (from MMUSize field of C0_Config1)
 * Returns:
     No value
 * Restrictions:
      This routine must be called in unmapped space
  Algorithm:
      va = kseq0 base;
      for (entry = max_TLB_index; entry >= 0, entry--) {
          while (TLB Probe Hit(va)) {
            va += Page_Size;
         TLB Write(entry, va, 0, 0, 0);
      }
 * Notes:
      - The Hazard macros used in the code below expand to the appropriate
 *
          number of SSNOPs in an implementation of Release 1 of the
 *
          Architecture, and to an ehb in an implementation of Release 2 of
          the Architecture. See , "CPO Hazards," on page 112 for
          more additional information.
 */
InitTLB:
 * Clear PageMask, EntryLo0 and EntryLo1 so that valid bits are off, PFN values
 * are zero, and the default page size is used.
          zero, C0 EntryLo0
   mtc0
                                    /* Clear out PFN and valid bits */
         zero, CO EntryLol
   mtc0
   mtc0 zero, CO PageMask /* Clear out mask register *
/* Start with the base address of kseq0 for the VA part of the TLB */
   la t0, A_K0BASE
                          /* A_KOBASE == 0x8000.0000 */
 * Write the VA candidate to EntryHi and probe the TLB to see if if is
* already there. If it is, a write to the TLB may cause a machine
 * check, so just increment the VA candidate by one page and try again.
* /
10:
   mtc0 t0, C0_EntryHi
                                   /* Write VA candidate */
                                    /* Clear EntryHi hazard (ssnop/ehb in R1/2) */
   TLBP Write Hazard()
                                    /* Probe the TLB to check for a match */
   tlbp
   TLBP_Read_Hazard() /* Clear Index hazard (ssnop/ehb in R1/2) */
mfc0 t1, C0_Index /* Read back flag to check for match */
bgez t1, 10b /* Branch if about to duplicate an entry */
addiu t0, (1<<S_EntryHiVPN2) /* Add 1 to VPN index in va */
 * A write of the VPN candidate will be unique, so write this entry
 * into the next index, decrement the index, and continue until the
 * index goes negative (thereby writing all TLB entries)
   /* Clear Index hazard (ssnop/ehb in R1/2) */
```

The V(alid) bit within the TLB entry indicates if the Page Table Entry held in the TLB entry is valid. This Valid bit does not indicate if the TLB entry has been initialized.

**Implementation Note for Release 2 and older:** Some implementations can choose to include another secondary valid bit to represent whether the TLB entry has been initialized. Such a secondary valid bit is not part of the privileged architecture and must not be visible to software. The way to initialize the TLB is to fill each entry with a unique, unmapped virtual address.

The above initialization routine relies on using unmapped addresses to be written to the VPN2 field of the TLB entry to create entries that never match on mapped addresses. When Segmentation Control is implemented ( $Config3_{SC}=1$ ), the virtual address map can be programmed to not have any unmapped address regions. For this reason, the above routine cannot be used when Segmentation Control is implemented. Instead, use the TLB invalidate feature. The TLB invalidate feature is discussed in the next paragraph.

Release 3 introduces another optional valid bit that denotes whether the virtual address (the VPN2 field) of the TLB entry has been initialized or not. If the VPN2 field is marked as invalid, the entry is ignored on address match for memory accesses. This additional valid bit is visible through the EHINV field of the EntryHi register. If this bit is implemented (indicated by  $Config4_{IE}$ ), there are three ways to initialize a TLB entry: the TLBINV, TLBINVF, and TLBWI instructions. This feature is required if Segmentation Control is implemented and is required for FTLB/VTLB MMUs; otherwise, it is optional.

For Release 3 processors that implement TLB invalidate instructions, the code to initialize the TLB is much simpler: just write each TLB entry with the *EntryHi*<sub>EHINV</sub> bit set.

```
/*
 * InitTLB
 *
 * Initialize the TLB to a power-up state, guaranteeing that all entries
 * are unique and invalid.
 *
 * Arguments:
 * a0 = Maximum TLB index (from MMUSize field of CO_Config1)
 *
 * Returns:
 * No value
 *
 * Restrictions:
 * This routine must be called in unmapped space
 * Algorithm:
 * Write Each TLB entry with EntryHi.EHINV=1
 *
 * Notes:
 * - The Hazard macros used in the code below expand to the appropriate
```

```
number of SSNOPs in an implementation of Release 1 of the
         Architecture, and to an ehb in an implementation of Release 2 of
         the Architecture. See , "CPO Hazards," on page 112 for
         more additional information.
*/
InitTLB:
 * Clear PageMask, EntryLo0 and EntryLo1 so that valid bits are off, PFN values
 * are zero, and the default page size is used.
* /
                                  /* Clear out PFN and valid bits */
  mtc0 zero, C0 EntryLo0
  mtc0 zero, C0_EntryLo1
   mtc0 zero, CO_PageMask
                                 /* Clear out mask register */
         t0, zero, 0x400
                                 /* Set EHINV bit, Clear VPN2 field */
   mtc0 t0, C0_EntryHi
10:
   mtc0 a0, C0 Index
                                 /* Use this as next TLB index */
   TLBW_Write_Hazard()
                                  /* Clear Index hazard (ssnop/ehb in R1/2) */
                                 /st Write the TLB entry st/
   tlbwi
        a0, zero, 10b /* Branch if more TLB entries to do */
   bne
                                 /* Decrement the TLB index
   addiu a0, -1
* Clear Index and EntryHi simply to leave the state constant for all
 * returns
   mtc0 zero, C0 Index
   mtc0
         zero, CO_EntryHi
                                  /* Return to caller */
   jr
         ra
   nop
```

#### 4.9.4 Address Translation

Release 2 of the Architecture introduced support for 1 kB pages. For clarity in the discussion below, take the following terms in the general sense to include the new Release 2 features:

Ter	m Used Below	Release 2 Substitution	Comment
	VPN2	VPN2    VPN2X	Release 2 (and subsequent releases) implementations that support 1 kB pages concatenate the VPN2 and VPN2X fields to form the virtual page number for a 1 kB page.
	Mask	Mask    MaskX	Release 2 (and subsequent releases) implementations that support 1 kB pages concatenate the Mask and MaskX fields to form the don't care mask for 1 kB pages.

When an address translation is requested, the virtual page number and the current process ASID are presented to the TLB. All entries are checked simultaneously for a match, which occurs when all of the following conditions are true:

- The current process ASID (as obtained from the *EntryHi* register) matches the ASID field in the TLB entry, or the G bit is set in the TLB entry.
- The appropriate bits of the virtual page number match the corresponding bits of the VPN2 field stored within the TLB entry. The "appropriate" number of bits is determined by the Mask fields in each entry by ignoring each bit in the virtual page number and the TLB VPN2 field corresponding to those bits that are set in the Mask fields. This lets each entry of the TLB support a different page size, as determined by the *PageMask* register at the time that the TLB entry was written. If the recommended *PageMask* register is not implemented, the TLB operation is as if the PageMask register had been written with the encoding for a 4 kB page.

If a TLB entry matches the address and ASID presented, the corresponding PFN, C, V, and D bits (and optionally RI and XI bits) are read from the translation section of the TLB entry. Which of the two PFN entries is read is a function of the virtual address bit immediately to the right of the section masked with the Mask entry.

The valid and dirty bits (and optionally RI and XI bits) determine the final success of the translation. If the valid bit is off, the entry is not valid, and a TLB Invalid exception is raised. If the dirty bit is off and the reference was a store, a TLB Modified exception is raised. If there is an address match with a valid entry and no dirty exception, the PFN and the cache coherency bits are appended to the offset-within-page bits of the address to form the final physical address with attributes. If the RI bit is implemented and is set, and the reference was a load, a TLB Invalid (or TLBRI) exception is raised. If the XI bit is implemented and is set, and the reference was an instruction fetch, a TLB invalid (or TLBXI) exception is raised.

For clarity, the TLB lookup processes have been separated into two sets of pseudo code:

- 1. One used by an implementation of Release 1 of the Architecture, or an implementation of Release 2 (and subsequent releases) of the Architecture that does not include 1 kB page support (as denoted by *Config3<sub>SP</sub>*). This instance is called the "4 kB TLB Lookup".
- 2. One used by an implementation of Release 2 (and subsequent releases) of the Architecture that includes 1 kB page support. This instance is called the "1 kB TLB Lookup".

#### The 4 kB TLB Lookup pseudo code is:

```
found \leftarrow 0
for i in 0...TLBEntries-1
    if ((TLB[i]_{VPN2} \text{ and not } (TLB[i]_{Mask})) = (va_{31..13} \text{ and not } (TLB[i]_{Mask}))) and
       (\mathtt{TLB}\,[\mathtt{i}]_{\,\mathtt{G}}\,\,\mathtt{or}\,\,\,(\mathtt{TLB}\,[\mathtt{i}]_{\,\mathtt{ASID}}\,\,\mathtt{=}\,\,\mathtt{Entry}\mathtt{Hi}_{\mathtt{ASID}})\,)\,\,\,\mathtt{then}
       # EvenOddBit selects between even and odd halves of the TLB as a function of
       # the page size in the matching TLB entry. Not all page sizes need
       \# be implemented on all processors, so the case below uses an 'x' to
       # denote don't-care cases. The actual implementation would select
       # the even-odd bit in a way that is compatible with the page sizes
       # actually implemented.
       case TLB[i]<sub>Mask</sub>
           0b0000 0000 0000 0000: EvenOddBit ← 12 /* 4KB page */
           0b0000 0000 0000 0011: EvenOddBit ← 14 /* 16KB page */
           0b0000 0000 0000 11xx: EvenOddBit ← 16 /* 64KB page */
           0b0000 0000 0011 xxxx: EvenOddBit ← 18 /* 256KB page */
           0b0000 0000 11xx xxxx: EvenOddBit \leftarrow 20 /* 1MB page */
           0b0000 0011 xxxx xxxx: EvenOddBit ← 22 /* 4MB page */
           0b0000 11xx xxxx xxxx: EvenOddBit \leftarrow 24 /* 16MB page */
           0b0011 xxxx xxxx xxxx: EvenOddBit ← 26 /* 64MB page */
           Obl1xx xxxx xxxx xxxx: EvenOddBit ← 28 /* 256MB page */
           otherwise: UNDEFINED
       endcase
```

```
if va_{EvenOddBit} = 0 then
              pfn \leftarrow TLB[i]_{PFN0}
              v \leftarrow TLB[i]_{V0}
              c \leftarrow TLB[i]_{C0}
              d \leftarrow TLB[i]_{D0}
              if (Config3_{\mbox{\scriptsize RXI}} or Config3_{\mbox{\scriptsize SM}}) then
                   ri \leftarrow TLB[i]_{RI0}
                   xi \leftarrow TLB[i]_{XIO}
              endif
         else
              \texttt{pfn} \leftarrow \texttt{TLB[i]}_{\texttt{PFN1}}
              v \leftarrow TLB[i]_{V1}
              c \leftarrow TLB[i]_{C1}
              d \leftarrow TLB[i]_{D1}
              if (\text{Config3}_{\text{RXI}} \text{ or } \text{Config3}_{\text{SM}}) then
                  ri \leftarrow TLB[i]_{RI1}
                  xi \leftarrow TLB[i]_{XI1}
              endif
         endif
         if v = 0 then
              SignalException(TLBInvalid, reftype)
         if (Config3_{\mbox{RXI}} or Config3_{\mbox{SM}}) then
              if (ri = 1) and (reftype = load) then
                   if (xi = 0) and (IsPCRelativeLoad(PC))
                       # PC relative loads are allowed where execute is allowed
                       if (PageGrain_{IEC} = 0)
                            SignalException(TLBInvalid, reftype)
                            SignalException(TLBRI, reftype)
                       endif
                   endif
              if (xi = 1) and (reftype = fetch) then
                   if (PageGrain_{IEC} = 0)
                       SignalException(TLBInvalid, reftype)
                       SignalException(TLBXI, reftype)
                   endif
              endif
         endif
         if (d = 0) and (reftype = store) then
              SignalException(TLBModified)
         \# \ \mathrm{pfn}_{\mathit{PABITS-1-12...0}} corresponds to \mathrm{pa}_{\mathit{PABITS-1...12}}
         pa \leftarrow pfn_{PABITS-1-12..EvenOddBit-12} \mid \mid va_{EvenOddBit-1..0}
         found \leftarrow 1
         break
    endif
endfor
if found = 0 then
    SignalException (TLBMiss, reftype)
endif
```

#### The 1 kB TLB Lookup pseudo code is:

```
found \leftarrow 0
for i in 0...TLBEntries-1
    if ((TLB[i]_{VPN2} \text{ and not } (TLB[i]_{Mask})) = (va_{31..13} \text{ and not } (TLB[i]_{Mask}))) and
       (TLB[i]_G \text{ or } (TLB[i]_{ASID} = EntryHi_{ASID})) \text{ then}
       # EvenOddBit selects between even and odd halves of the TLB as a function of
       # the page size in the matching TLB entry. Not all pages sizes need
       \# be implemented on all processors, so the case below uses an `x' to
       # denote don't-care cases. The actual implementation would select
       # the even-odd bit in a way that is compatible with the page sizes
       # actually implemented.
       case TLB[i]<sub>Mask</sub>
            0b0000 0000 0000 0000 00: EvenOddBit ← 10 /* 1KB page */
            0b0000 0000 0000 0000 11: EvenOddBit ← 12 /* 4KB page */
            0b0000 0000 0000 0011 xx: EvenOddBit \leftarrow 14 /* 16KB page */
            0b0000 0000 0000 11xx xx: EvenOddBit \leftarrow 16 /* 64KB page */
            0b0000 0000 0011 xxxx xx: EvenOddBit ← 18 /* 256KB page */
            0b0000 0000 11xx xxxx xx: EvenOddBit ← 20 /* 1MB page */
            0b0000 0011 xxxx xxxx xx: EvenOddBit \leftarrow 22 /* 4MB page */
            0b0000 11xx xxxx xxxx xx: EvenOddBit \leftarrow 24 /* 16MB page */
            0b0011 xxxx xxxx xxxx xx: EvenOddBit \leftarrow 26 /* 64MB page */
            Obl1xx xxxx xxxx xxxx xx: EvenOddBit ← 28 /* 256MB page */
            otherwise: UNDEFINED
        endcase
       if va_{EvenOddBit} = 0 then
            pfn \leftarrow TLB[i]_{PFN0}
            v \leftarrow TLB[i]_{V0}
            c \leftarrow TLB[i]_{CO}
            d \leftarrow TLB[i]_{D0}
            if (Config3_{\mbox{\scriptsize RXI}} or Config3_{\mbox{\scriptsize SM}}) then
               ri \leftarrow TLB[i]_{RI0}
                xi \leftarrow TLB[i]_{XTO}
            endif
       else
           pfn \leftarrow TLB[i]_{pFN1}
           v \leftarrow TLB[i]_{V1}
            c \leftarrow TLB[i]_{C1}
            d \leftarrow TLB[i]_{D1}
            if (Config3_{\rm RXI} or Config3_{\rm SM}) then
                ri \leftarrow TLB[i]_{RI1}
                xi \leftarrow TLB[i]_{XT1}
            endif
       endif
       if v = 0 then
            SignalException(TLBInvalid, reftype)
        if (Config3_{\rm RXI} or Config3_{\rm SM}) then
            if (ri = 1) and (reftype = load) then
                if (xi = 0) and (IsPCRelativeLoad(PC))
                    # PC relative loads are allowed where execute is allowed
                else
                    if (PageGrain_{TEC} = 0)
                        SignalException(TLBInvalid, reftype)
                       SignalException(TLBRI, reftype)
                    endif
                endif
```

```
endif
            if (xi = 1) and (reftype = fetch) then
                if (PageGrain_{IEC} = 0)
                    SignalException(TLBInvalid, reftype)
                else
                    SignalException(TLBXI, reftype)
                endif
            endif
        if (d = 0) and (reftype = store) then
            SignalException(TLBModified)
        endif
        # pfn<sub>PABITS-1-10..0</sub> corresponds to pa<sub>PABITS-1..10</sub>
        pa \leftarrow pfn_{PABITS-1-10..EvenOddBit-10} \mid va_{EvenOddBit-1..0}
        \texttt{found} \leftarrow \texttt{1}
        break
    endif
endfor
if found = 0 then
    SignalException(TLBMiss, reftype)
endif
```

It is implementation-dependent whether the VPN2||VPN2X, PFN0, and PFN1 fields of the TLB are stored with the original value, or are pre-masked by the Mask||MaskX value on a TLB write. This provides implementations with the flexibility of eliminating the "and not TLB[i] $_{Mask}$ " terms in the pseudo code above. Note that in either case the virtual address must still be masked with the TLB[i] $_{Mask}$  value.

Table 4.4 demonstrates how the physical address is generated as a function of the page size of the TLB entry that matches the virtual address. The "Even/Odd Select" column of Table 4.4 indicates which virtual address bit is used to select between the even (EntryLo0) or odd (EntryLo1) entry in the matching TLB entry. The "PA<sub>(PABITS-1)...0</sub> Generated From" columns specify how the physical address is generated from the selected PFN and the offset-in-page bits in the virtual address. In this column, PFN is the physical page number as loaded into the TLB from the *EntryLo0* or *EntryLo1* registers, and has one of two bit ranges:

PFN Range	PA Range	Comment
PFN <sub>(PABITS-1)-120</sub>	PA <sub>PABITS-112</sub>	Release 1 implementation, or Release 2 (and subsequent releases) implementation without support for 1 kB pages
PFN <sub>(PABITS-1)-100</sub>	PA <sub>PABITS-110</sub>	Release 2 (and subsequent releases) implementation with support for 1 kB pages enabled

**Table 4.4 Physical Address Generation** 

		PA <sub>(PABITS-1)0</sub> Generated From:		
Page Size	Even/Odd Select	1 kB Page Support Unavailable (Release 1) or Disabled (Release 2 & subsequent)	Release 2 (and subsequent) with 1 kB Page Support Enabled	
1 kB	VA <sub>10</sub>	Not Applicable	PFN <sub>(PABITS-1)-100</sub>    VA <sub>90</sub>	

**Table 4.4 Physical Address Generation** 

		PA <sub>(PABITS-1)0</sub> G	PA <sub>(PABITS-1)0</sub> Generated From:		
Page Size	Even/Odd Select	1 kB Page Support Unavailable (Release 1) or Disabled (Release 2 & subsequent)	Release 2 (and subsequent) with 1 kB Page Support Enabled		
4 kB	VA <sub>12</sub>	PFN <sub>(PABITS-1)-120</sub>    VA <sub>110</sub>	PFN <sub>(PABITS-1)-102</sub>    VA <sub>110</sub>		
16 kB	VA <sub>14</sub>	PFN <sub>(PABITS-1)-122</sub>    VA <sub>130</sub>	PFN <sub>(PABITS-1)-104</sub>    VA <sub>130</sub>		
64 kB	VA <sub>16</sub>	PFN <sub>(PABITS-1)-124</sub>    VA <sub>150</sub>	PFN <sub>(PABITS-1)-106</sub>    VA <sub>150</sub>		
256 kB	VA <sub>18</sub>	PFN <sub>(PABITS-1)-126</sub>    VA <sub>170</sub>	PFN <sub>(PABITS-1)-108</sub>    VA <sub>170</sub>		
1 MB	VA <sub>20</sub>	PFN <sub>(PABITS-1)-128</sub>    VA <sub>190</sub>	PFN <sub>(PABITS-1)-1010</sub>    VA <sub>190</sub>		
4 MB	VA <sub>22</sub>	PFN <sub>(PABITS-1)-1210</sub>    VA <sub>210</sub>	PFN <sub>(PABITS-1)-1012</sub>    VA <sub>210</sub>		
16 MB	VA <sub>24</sub>	PFN <sub>(PABITS-1)-1212</sub>    VA <sub>230</sub>	PFN <sub>(PABITS-1)-1014</sub>    VA <sub>230</sub>		
64 MB	VA <sub>26</sub>	PFN <sub>(PABITS-1)-1214</sub>    VA <sub>250</sub>	PFN <sub>(PABITS-1)-1016</sub>    VA <sub>250</sub>		
256 MB	VA <sub>28</sub>	PFN <sub>(PABITS-1)-1216</sub>    VA <sub>270</sub>	PFN <sub>(PABITS-1)-1018</sub>    VA <sub>270</sub>		

# 4.10 Segmentation Control

As an optional alternative to fixed memory segmentation, a programmable segmentation control feature has been added to Release 3. This improves the flexibility of the MIPS32 virtual address space.

In the traditional MIPS32 virtual address memory map, the mappability and cacheability attributes of segments are mostly fixed. For example, useg has its mappability attribute fixed while kseg0/1 have their cacheability and mappability attributes fixed. Segmentation Control replaces these fixed attributes with programmable controls for these attributes.

The Segmentation Control system can be used to implement a fully translated flat address space, or used to alter the relative size of cached and uncached windows into the physical address space.

The existence of the unmapped segments in the virtual address map prevents a MIPS CPU from being fully virtualized. Another use of Segmentation Control is to remove the unmapped segments from the virtual address map. Future support for CPU virtualization would require Segmentation Control.

With Segmentation Control, address translation begins by matching a virtual address to the region specified in a Segment Configuration. The virtual address space is therefore definable as the set of memory regions specified by Segment Configurations. The behavior and attributes of each region are also specified by Segment Configurations. Six Segment Configurations are defined, fully mapping the virtual address space.

If Segmentation Control is implemented, the Segment Configurations are always active. Coprocessor 0 registers SegCtl0, SegCtl1, and SegCtl2 contain six Segment Configurations. Config5 contains additional control and configuration fields.

The attributes of a Segment Configuration are:

Access permissions from user, kernel, and supervisor modes

- Enable mapping (address translation) using the MMU specified in  $Config_{MT}$
- Physical address when mapping is disabled
- Cache attribute when mapping is disabled
- Force to unmapped, uncached when Status<sub>FRI</sub>=1

Besides the segments controlled by SegCtl\* registers, the reset and BEV exceptions may use another segment which is active only in kernel mode. Please read Section 4.10.1 "Exception Behavior under Segmentation Control" for an explanation on how exceptions interact with programmable segmentation.

On reset, Segment Configuration default is implementation specific. A configuration backward compatible with MIPS32 legacy fixed segmentation is defined by Table 9.30

Segment configuration access control modes are specified in Table 9.29

Operation of MIPS32Segmentation Control is described below:

```
/* Inputs
* vAddr - Virtual Address
* pLevel - Privilege level - USER, SUPER, KERNEL
 * IorD - Access type - INSTRUCTION or DATA
* LorS - Access type - LOAD or STORE
 * Outputs
 * mapped - segment is mapped
 * pAddr - physical address (valid when unmapped)
         - cache attribute (valid when unmapped)
 * Exceptions: Address Error
subroutine SegmentLookup(vAddr, pLevel, IorD, LorS) :
   Index \leftarrow vAddr[31:29]
   pAddr \leftarrow vAddr
   case Index
      7: CFG ← SegCtl0.CFG0
             CFG ← SegCtl0.CFG1
      6:
             CFG \leftarrow SegCtl1.CFG2
      5:
             CFG
                   \leftarrow SegCtl1.CFG3
      4:
                  \leftarrow SegCtl2.CFG4
             CFG
      3:
      2:
             CFG ← SegCtl2.CFG4
      1:
             CFG
                  \leftarrow SegCtl2.CFG5
             CFG ← SegCtl2.CFG5
      0:
   endcase
                 ← CFG.AM
   EU
                ← CFG.EU
   PΑ
                ← CFG.PA
                ← CFG.C
   checkAM(AM,pLevel,IorD,LorS)
   # Special case - Error-Unmapped region when ERL=1
   if (EU = 1) and (Status<sub>ERL</sub>=1) then
```

```
else
                   ← C
        mapped ← isMapped(AM, pLevel, IorD, LorS)
    endif
    # Physical address for unmapped use
    if (mapped = 0) then
        # in a large (1GB) segment, drop the low order bit.
        if (Index < 4) then
            pAddr[35:30] \leftarrow PA >> 1
        else
            pAddr[35:29] \leftarrow PA
        endif
    else
        (CCA,pAddr) ← TLBLookup(vAddr)
    endif
    return (mapped, pAddr, CCA)
endsub
# Access mode check
subroutine checkAM(AM, pLevel, IorD, LorS)
   case AM
       MUSUK: seg_err ← 0
        USK: seg_err ← (pLevel = USER)
UUSK: seg_err ← 0
        \texttt{default:} \quad \texttt{seg\_err} \leftarrow \texttt{UNDEFINED}
    endcase
   if (seg_err != 0) then
        segmentError(IorD, LorS)
    endif
endsub
subroutine isMapped(AM, pLevel, IorD, LorS)
    case AM
                    mapped \leftarrow 0
        UK:
       UK: mapped \leftarrow 0

MK: mapped \leftarrow 1

MSK: mapped \leftarrow 1

MUSK: mapped \leftarrow 1

MUSK: mapped \leftarrow 1

MUSUK: mapped \leftarrow (pLevel != KERNEL)
        USK: mapped \leftarrow 0
UUSK: mapped \leftarrow 0
        \texttt{default:} \quad \texttt{mapped} \, \leftarrow \, \texttt{UNDEFINED}
    endcase
   return mapped
endsub
subroutine segmentError(IorD, LorS)
   if (IorD = INSTRUCTION) then
        \texttt{reftype} \leftarrow \texttt{FETCH}
    else
```

```
if (LorS = LOAD) then
    reftype ← LOAD
else
    reftype ← STORE
    endif
endif
SignalException(AddrError, reftype)
endsub
```

See Section 9.16 "SegCtl0 (CP0 Register 5, Select 2)".

The presence of this facility is indicated by the SC field in the *Config3* register. See Section 9.50 "Configuration Register 3 (CP0 Register 16, Select 3)".

Debug mode behavior is retained in dseg.

## 4.10.1 Exception Behavior under Segmentation Control

### 4.10.1.1 Terminology

For this section discussing exception behavior under Segmentation Control, these terms are used:

Legacy Memory map - A MIPS32 Virtual/Physical memory system as described by Section 4.3 on page 25.

Non-Reset Exceptions - exceptions which would use EBase for the vector location when  $Status_{BEV}$ =0

Overlay Segment - A memory segment with these properties:

- Totally managed by hardware, not software programmable.
- Intercepts memory requests before they are dealt with by the rest of the virtual memory system.
- Is active only in specific execution modes.

A pre-existing example of an overlay segment is DSEG which is part of the EJTAG debug architecture and is only active in DebugMode. and  $ECR_{ProbeEn}=1$ 

#### 4.10.1.2 Reset and BEV Vector Base Addresses under Segmentation Control

In the legacy memory map, the Reset/BEV vector base is fixed at virtual address 0xBFC0.0000 and physical address 0x1FC0.0000.

In contrast, Segmentation Control does not define a fixed value for the Reset/BEV vector base virtual address. Instead the virtual addresses and physical addresses for Reset/BEV vector base are considered implementation-specific. In Segmentation Control, the physical address of Reset/BEV vector does not have to be derived from the virtual address by dropping VA[31:29], other mappings are allowed.

#### Reset and BEV exceptions - Cacheability and Map-ability

In the legacy memory map, the memory accesses to the Reset/BEV vector region are within KSEG1, which ensures the accesses to this region are always uncached and unmapped.

The architecture requires that the reset and BEV exceptions vector to a memory region which is uncached and unmapped.

#### Solution 1 - Uncached and Unmapped Segment always available

This architecture requirement can be satisfied if the system can guarantee these conditions:

- 1. One of the segments always powers up as uncached and unmapped for kernel mode.
- 2. That segment is always kept as uncached and unmapped for kernel mode.
- 3. The reset and BEV vectors always reside in the above mentioned segment.

If these conditions are met, then no special support is needed for reset and BEV exceptions.

#### Solution 2 - Overlay Segments for Reset and BEV exceptions

Not all systems may want to maintain the conditions for Solution 1, since Segmentation Control allows for any of the segments to be programmed with any valid cache-ability and mappability attribute.

To meet the architecture requirement without reserving one segment as uncached and unmapped, overlay segments are introduced in Segmentation Control for reset and exceptions while in kernel mode.

These overlay segments allow the reset/BEV regions to be accessed without accessing the caches and TLB during reset and BEV exceptions. That is, when a reset or BEV exception is taken, the overlay segment handles the memory requests for that vector region and the overlay segment attributes over-rides the cacheability and mappability attributes of the regular segment control register.

If Solution 1 is not implemented, the CPU must implement at least one overlay segment for the Reset/BEV vector location. If there is only one overlay segment for the Reset/BEV vector location, it must deal with memory requests as uncached and unmapped.

#### Solution 2 - Requirements for Overlay Segments

The starting virtual address, starting physical address and size of this overlay segment are implementation-specific. The overlay segments must be naturally aligned both in the virtual address space as well as the physical address space. The physical address of the overlay segment does not have to be derived from the virtual address of the overlay by dropping VA[31:29], other mappings are allowed.

The overlay segment must be at least 2 kB in size. Implementations would likely choose much larger sizes for the overlay segment to access non-volatile memory and potentially other IO devices.

The overlay segment must be accessible while in kernel-mode (Status<sub>FRI</sub>=1 or Status<sub>FRI</sub>=1 or Status<sub>KSU</sub>=kernel).

#### Solution 2 - Option A - Two Overlay Segments for KSEG0/1 legacy behavior

An implementation may optionally support a second overlay segment for the Reset/BEV vector physical address region. The purpose of two overlay segments is to mimic the cached and uncached views made available through KSEG0 and KSEG1 segments in the legacy memory system. After reset, one overlay segment would be given uncached and unmapped access to these vectors while the other overlay segment would give cached and unmapped access to the vectors.

The two overlay segments must meet these requirements:

- The two overlay segments are of the same size.
- The two overlay segments cannot overlap in the virtual address space.
- The two overlay segments must point to the same physical address space.
- Both overlay segments must treat memory accesses as unmapped.
- The overlay segment in which the BEV/Reset vector location resides must come out of reset treating memory accesses as uncached.
- The cache coherency of each overlay segment can be fixed by hardware or programmable through the legacy register fields in *Config* (see next section).

To mimic the legacy KSEG0/KSEG1 behaviors, one overlay segment would be located within the addresses which belong to  $SEGCTL1_{CFG3}$  (virtual addresses equivalent to legacy KSEG0 segment) and the other overlay segment would be located within the addresses which belong to  $SEGCTL1_{CFG2}$  (virtual addresses equivalent to legacy KSEG1 segment).

#### Solution 2 - Option B - Overly Segments using legacy Coherency Control Register Fields

Segmentation Control allows the legacy  $Config_{K0}$ ,  $Config_{K23}$  and  $Config_{KU}$  fields to control cacheability of their respective non-legacy segments coming out of reset. This is in effect when  $Config5_K$  =0. If the overlay segment resides in one of these segments, it is optionally allowed for the overlay segment to get its cacheability attribute from the appropriate field (K0, K23, KU) within the Config register. If the BEV/Reset vector resides in a overlay segment which is controlled by that Config register field, then that register field must be set by hardware to uncached CCA value upon reset.

The use of these register fields allows the boot firmware to be run cached after the caches have been initialized. Code should not be executing within the overlay segment while the cache coherency of the overlay segment would be changing through writing the *Config* register field.

For example, if the Reset/BEV overlay segments resides within the segment controlled by  $SEGCTL1_{CFG3}$  (virtual addresses equivalent to legacy KSEG0 segment) and  $Config_{K0}$  is enabled coming out of reset,  $Config_{K0}$  must be reset to the uncached CCA value. When  $Config_{K0}$  is modified, code execution should not be within the  $SEGCTL1_{CFG3}$  segment.

NOTE: This use of these legacy coherency fields within the *Config* register is only meant for systems using legacy virtual address maps. For systems using non-legacy virtual address maps, the recommendation is to disable the legacy coherency fields within the *Config* register.

#### Solution 1 or Solution 2 - Option C - Relocation of non-Reset BEV exception vectors after Reset

There might be transitional devices in which the physical address map was inherited from legacy systems, but the virtual address map to be used is set up by programming the Segmentation Control registers. For such transitional devices, it might be useful to relocate the non-Reset BEV exceptions to an address more appropriate for the non-legacy virtual address map. Such capability is allowed by Segmentation Control.

The  $Config5_K$  bit can be used for this purpose. If  $Config5_K = 1$ , it is allowed to relocate the BEV vector base address for non-reset exceptions.

This feature would be used in this fashion:

- 1. Device boots up using legacy reset location (e.g. virtual address 0xBFC0.0000)
- 2. Segmentation Registers are programmed to new non-legacy address map.
- BEV vector base moved to new location using this capability. Non-Reset BEV exceptions would now use this new location.

For the rest of this section, the following names are used:

- EffectiveBEV VA the virtual address of the reset/BEV vector
- EffectiveBEV\_PA the physical address of the reset/BEV vector
- BEVOverlay\_VAStart the starting virtual address of the BEV/Reset overlay segment
- BEVOverlay PAStart the starting physical address of the BEV/Reset overlay segment
- BEVOverlay Size the size of the BEV/Reset overlay segment
- BEVOverlay2\_VAStart the starting virtual address of the second BEV/Reset overlay segment (if the 2nd overlay segment is implemented)
- BEVOverlay2\_PAStart the starting physical address of the second BEV/Reset overlay segment (if the 2nd overlay segment is implemented)
- BEVOverlay2\_Size the size of the second BEV/Reset overlay segment (if the 2nd overlay segment is implemented)

#### IMPLEMENTATION NOTE1 - An Example

This example for 32-bit systems implements four choices for the BEV/Reset Vector Base location:

- 1. Always Fixed at 0xBFC0.0000 (same as the legacy MIPS system).
- 2. Hardware Configurable using legacy memory map any naturally-aligned 4 kB region within the legacy KSEG0 and KSEG1 segments (BEV vectors confined to the legacy KSEG0/KSEG1 regions similar to legacy memory map)
- 3. Software Configurable using legacy memory map any naturally-aligned 4 kB region within the entire virtual memory space after power-up boot. (BEV vectors confined to the legacy KSEG0/KSEG1 regions upon reset but later can be moved to another virtual address region for debug and non-reset exceptions)
- 4. Hardware Configurable without support for legacy memory map any naturally-aligned 4 kB region within the entire virtual memory space at power-up boot-up.

Each of these choices is an allowable implementation under Segmentation Control. Compliant CPUs do not have to implement all four choices. It is sufficient for a CPU to only implement one of the choices to be compliant. This example is meant to show the range of possible choices that is available to implementations. A CPU design might support more than one choice to support different system configurations (legacy, non-legacy).

For choices 1. and 2., this example implements two overlay segments for the Reset/BEV vector location, while choices 3. and 4. only implement one overlay segment. Again, the use of the second Reset/BEV overlay segment is an implementation choice.

This example also allows the BEV vector base to be relocated after reset. This is done by setting Config5<sub>K</sub>.

The choice is made by a combination of hardware input pins to the core and a software programmable control bit.

This example introduces these HW input pins to the CPU core:

- 1. BEVBase[31:12] a 20-bit vector signal. This vector represents the bits 31:12 of the virtual address of the Reset Vector location
- 2. useBEVBase a single bit signal. Aids in configuring the system to use either BEVBase[31:12] or 0xBFC0.0000 for the reset/BEV vector location.
- 3. EVAReset a single bit signal. Configures the system to allow the Reset Vector location to be placed anywhere in the virtual address space, giving up backward compatibility with legacy systems.
- 4. BEVRegionSize[27:20] an 8-bit vector signal which determines the size of the reset overlay segment. These bits designate a naturally aligned segment of 1 MB to 256 MB in powers of two. All asserted bits must be contiguous.
- 5. BEVPA[XX:29] a vector which represents the bits XX:29 of the physical address of the Reset Vector location. Providing separate physical address pins allows the virtual address of the reset vectors to be changed during run-time while keeping the physical address the same. XX represents the highest implemented physical address bit, where 36 > XX > 30.

All of the above mentioned pins are sampled at reset. It is implementation specific whether these pins can be changed while the system is running and re-sampled.

EffectiveBEV\_VA and EffectiveBEV\_PA are calculated as in the following pseudo-code:

```
if (EVAReset = 1) {
   Config5_K \leftarrow 1 // HW configured for non-legacy mode
if ((Config5_{\kappa} = 1) \text{ or } (EVAReset=1))
   // non-legacy mode when SegCtl registers are changed from reset values
   // choice 3 - using Config5_{\rm K}, choice 4 - using EVAReset
   EffectiveBEV_VA ← BEVBase[31:12] | 0x000
   EffectiveBEV PA ← BEVPA[XX:29] || BEVBase[28:12] || 0x000
else { // legacy modes
       if (useBEVBase =1) {
          // choice 2 - location configurable within legacy KSEG0 or KSEG1
          EffectiveBEV_VA \leftarrow 2'b10 || BEVBase[29:12] || 0x000
          EffectiveBEV PA \leftarrow BEVPA[XX:29] || BEVBase[28:12] || 0x000
       else {
          // choice 1 - full legacy mode - fixed location
          EffectiveBEV_VA ← 0xBFC0.0000
          EffectiveBEV_PA ← BEVPA[XX:29] || BEVBase[28:12] || 0x000
```

```
\} } Where XX represents the highest implemented physical address bit, 36>XX<30.
```

BEVOverlay\_VAStart, BEVOverlay\_PAStart and BEVOverlay\_Size of the reset/BEV overlay segment is defined by the following pseudo-code:

```
switch (BEVRegionSize[27:20]) {
    case 8'b00000000:
                            BEVOverlay Size ← 1MB
                            BEVOverlay VAStart \leftarrow EffectiveBEV VA and 0xFFF0.0000
                            BEVOverlay_PAStart ← EffectiveBEV_PA and 0xFFF0.0000
                            break;
    case 8'b00000001:
                            BEVOverlay Size ← 2MB
                            {\tt BEVOverlay\_VAStart} \leftarrow {\tt EffectiveBEV\_VA} \ {\tt and} \ {\tt 0xFFE0.0000}
                            BEVOverlay_PAStart ← EffectiveBEV_PA and 0xFFE0.0000
                            break;
   case 8'b00000011:
                            BEVOverlay_Size ← 4MB
                            {\tt BEVOverlay\_VAStart} \leftarrow {\tt EffectiveBEV\_VA} \ {\tt and} \ {\tt 0xFFC0.0000}
                            {\tt BEVOverlay\_PAStart} \leftarrow {\tt EffectiveBEV\_PA} \ {\tt and} \ {\tt 0xFFC0.0000}
    case 8'b00000111:
                            BEVOverlay_Size ← 8MB
                            BEVOverlay VAStart \leftarrow EffectiveBEV VA and 0xFF80.0000
                            BEVOverlay_PAStart ← EffectiveBEV_PA and 0xFF80.0000
    case 8'b00001111:
                            BEVOverlay_Size ← 16MB
                            BEVOverlay_VAStart ← EffectiveBEV_VA and 0xFF00.0000
                            BEVOverlay_PAStart ← EffectiveBEV_PA and 0xFF00.0000
                            break;
   case 8'b00011111:
                            BEVOverlay_Size ← 32MB
                            {\tt BEVOverlay\_VAStart} \leftarrow {\tt EffectiveBEV\_VA} \ {\tt and} \ {\tt 0xFE00.0000}
                            {\tt BEVOverlay\_PAStart} \leftarrow {\tt EffectiveBEV\_PA} \ {\tt and} \ {\tt 0xFE00.0000}
                            break;
                            BEVOverlay Size ← 64MB
   case 8'b00111111:
                            BEVOverlay VAStart ← EffectiveBEV VA and 0xFC00.0000
                            BEVOverlay_PAStart \leftarrow EffectiveBEV_PA and 0xFC00.0000
                            break;
                            BEVOverlay Size ← 128MB
    case 8'b01111111:
                            BEVOverlay_VAStart \leftarrow EffectiveBEV_VA and 0xF800.0000
                            BEVOverlay_PAStart ← EffectiveBEV_PA and 0xF800.0000
                            break;
   case 8'b11111111:
                            BEVOverlay_Size ← 256MB
                            {\tt BEVOverlay\_VAStart} \leftarrow {\tt EffectiveBEV\_VA} \ {\tt and} \ {\tt 0xF000.0000}
                            {\tt BEVOverlay\_PAStart} \leftarrow {\tt EffectiveBEV\_PA} \ {\tt and} \ {\tt 0xF000.0000}
                            break;
    default:
                           UNDEFINED Behavior
}
if ((Config5_K = 0)) and (EVAReset=0)) {
    // legacy mode
   BEVOverlay2_Size ← BEVOverlay_Size
   BEVOverlay2 VAStart ← BEVOverlay VAStart xor 0x2000.0000
   BEVOverlay2_PAStart 
\[
\Leftarrow BEVOverlay_PAStart
\]
}
```

When  $Config5_K$ =0 and EVAReset=0, there are actually two overlay segments for the reset/BEV region. One overlay segment resides in the segment controlled by  $SEGCTL1_{CFG2}$  (virtual addresses equivalent to legacy KSEG1 segment) while the other resides in the segment controlled by  $SEGCTL1_{CFG3}$  (virtual addresses equivalent to legacy KSEG0 segment).

For the  $Config5_K$ =0 and EVAReset=0 case, the overlay segment which resides in the segment controlled by  $SEGCTL1_{CFG2}$  (legacy KSEG1 segment) will use uncached and unmapped memory accesses while the overlay segment which resides in the segment controlled by  $SEGCTL1_{CFG3}$  (legacy KSEG0 segment) will use unmapped memory accesses whose cacheability will be determined by  $Config_{K0}$ .

The two overlay segments mimic the behavior of KSEG0 and KSEG1 segments in the legacy memory system.

NOTE: With Segmentation Control and  $Config5_K=0$ , it is possible to locate the Reset vector in the segment which is controlled by  $Config_{K0}$ . If this is the case, care must be taken that the cache coherency attribute of this segment matches the cache behavior upon reset. If the caches are not automatically initialized by hardware,  $Config_{K0}$  must be reset to uncached CCA.

When  $Config5_{K}=1$  or EVAReset=1, there is only one overlay segment for the reset/BEV region. That one overlay segment supports only uncached and unmapped memory accesses.

#### END OF IMPLEMENTATION NOTE1 EXAMPLE

#### **IMPLEMENTATION NOTE2**

The Coherence Manager (used in the 1004K and 1074K systems) has control registers for setting the reset vector base for the cores within those multiprocessor systems. Refer to the **GCR\_CL\_RESET\_BASE** and **GCR\_CO\_RESET\_BASE** registers.

#### 4.10.1.3 BEV Exceptions under Segmentation Control

As compared to a legacy system, the vector offsets are unchanged while the source of the vector base address is changed.

For Reset/Soft-Reset/NMI, the reset vector is located at virtual address (EffectiveBEV\_VA).

If  $Status_{BEV}$ =1 during other exceptions, the vectors are located at virtual address (EffectiveBEV\_VA + 0x200 + offset).

## Requirements for Option 2 - Overlay Segments

If there is only one overlay segment for BEV/Reset, then the overlay segment deals with these memory requests as unmapped and uncached. The overlay segment is active in Kernel mode ( $Debug_{DM}$ =0 and ( $Status_{KSU}$ =Kernel or  $Status_{EXL}$ =1).

If implemented, the second overlay segment is active at the same time as the first BEV/Reset overlay segment. If there are two overlay segments, the one which contains the reset/BEV vector must use uncached and unmapped behavior coming out of reset. Both overlay segments must use unmapped coherency.

If  $Config5_K = 0$  and the overlay resides in a segment that is controlled by one of the  $Config_{K0}$ ,  $Config_{K23}$  and  $Config_{KU}$  register fields, it is allowed for the appropriate Config register field to control the cacheability attribute of the overlay segment.

#### 4.10.1.4 Debug Exceptions under Segmentation Control

#### ECR<sub>ProbTrap</sub>=0

As compared to a legacy system, the vector offset is unchanged while the source of the vector base address is changed.

The debug exception vector is located at (EffectiveBEV VA + 0x480).

#### Requirements for Option 2 - Overlay Segments

The sole debug overlay segment is active when  $ECR_{ProbeEn}=1$  and  $Debug_{DM}=1$ . A second overlay segment is not allowed for Debug exceptions.

The overlay segment deals with these memory requests as unmapped.

If  $Config_{K} = 0$  and the overlay resides in a segment that is controlled by one of the  $Config_{K0}$ ,  $Config_{K23}$  and  $Config_{KU}$  register fields, it is allowed for the appropriate Config register field to control the cacheability attribute of the overlay segment. Otherwise, the overlay segment deals with these memory requests as uncached.

## ECR<sub>ProbTrap</sub>=1 and ECR<sub>En</sub>=1

The debug exception vector is located at virtual address 0xFF20.0200. This virtual address is the same as in the legacy system.

The memory requests to that region are handled by the Debug overlay segment, which covers the Virtual address region of 0xFF20.0000 to 0xFF3F.FFFF. This overlay segment is active when  $ECR_{ProbeTrap}=1$  and  $ECR_{En}=1$  and  $Debug_{DM}=1$ . This DSEG overlay segment takes precedence over the other overlay segments.

#### 4.10.1.5 EBase Exceptions under Segmentation Control

If  $Status_{BEV}$ =0, then exception vectors are located at virtual address ( $Ebase[31:12] \parallel 0x000 + offset$ ). These virtual addresses are the same as those in the legacy system (except now the upper 2 bits of the Ebase register are now also writable.

The memory requests to that region are handled by the appropriate programmable segment.

#### Extended Exception Vector Placement (EBase Register)

The *EBase* register is modified to allow exception vectors to be located anywhere in the address space. See Figure 9.45.

#### 4.10.1.6 Cache Error Exceptions under Segmentation Control

The Cache Error Exception operates as defined in the base architecture, with the following additions.

Each Segment Configuration contains an EU bit. When EU=1, the segment becomes uncached and unmapped when  $Status_{ERL}$ =1. On reset, this bit is set for segments covering the range 0x00000000 to 0x7FFFFFFF, to match kuseg behavior.

On a Cache Error exception, the legacy behavior requires that bit 29 of the exception vector is set true when  $Status_{BEV}=0$  and the EBase register is present. This places the exception vector in the uncached kseg1 region.

Setting Config5<sub>CV</sub>=1 allows this behavior to be overridden - the exception vector is taken directly from the EBase register. This feature should be used alongside Segment Configuration EU fields to ensure that code is executed from an uncached region in the event of a Cache Error exception.

The exception vector is computed as follows:

```
if Status_{BEV} = 1 then PC \leftarrow 0xBFC0 0200 + 0x100 else if ArchitectureRevision() \ge 2 then if (Config3_{SC}=1) and (Config5_{CV}=1) then /* Use full value of EBase */ PC \leftarrow EBase_{31...12} \parallel 0x100 else /* EBase_{31...29} ignored, resulting PC always in kseg1 */ PC \leftarrow 101_2 \parallel EBase_{28...12} \parallel 0x100 endif else PC \leftarrow 0xA000 0000 + 0x100 endif endif
```

# 4.11 Enhanced Virtual Addressing

The addition of Segmentation Control and kernel load/store instructions to the MIPS architecture provide the ability to configure virtual address ranges that exceed prior fixed segmentation limits and to access user address space from kernel mode.

The Enhanced Virtual Addressing (EVA) feature is a configuration of Segmentation Control (refer to Section 4.10 "Segmentation Control") and a set of kernel mode load/store instructions allowing direct access to user memory from kernel mode. In EVA, Segmentation Control is programmed to define two address ranges, a 3 GB range with mapped-user, mapped-supervisor and unmapped-kernel access modes and a 1 GB address range with mapped-kernel access mode.


## 4.11.1 EVA Segmentation Control Configuration

EVA is a 2 section partitioning of the 32-bit virtual address space.

- 3.0GB Mapped User, Mapped Supervisor, Unmapped Kernel
- 1.0GB Mapped Kernel

The legacy fixed segmentation of the 32-bit virtual address space limited user addressable memory to 2.0GB as shown in Figure 4.4.

Figure 4.4 Legacy addressability



Where the EVA programmed segmentation of the 32-bit virtual address space extends user addressable memory to 3.0GB as shown in Figure 4.5.

Figure 4.5 EVA addressability




Figure 4.6 shows how the Segmentation Control CFGs remap the legacy fixed partitioning.

Legacy 32-bit statically partitioned **EVA Segmentation Control configuration** Virtual Address Space Mapped Kernel 4.0 GB 4.0 GB CFG0 kseg3 3.5 GB 3.5 GB ksseg CFG1 3.0 GB 3.0 GB kseg1 CFG2 2.5 GB 2.5 GB kseg0 CFG3 Unmapped Kernel 2.0 GB 2.0 GB CFG4 1.0 GB useg CFG5

Figure 4.6 Legacy to EVA address configuration

To support the EVA configuration, each Segment Configuration field (CFG (defined in "Segmentation Control" on page 40)) must be initialized to define the overall memory map to support a 3GB (mapped user/supervisor, unmapped kernel) memory segment.

0.0 GB

To configure Segmentation Control to implement EVA, the AM, PA, C and EU fields of each CFG are programmed as follows in the following table.

CFG	Description	АМ	PA	С	EU
0	1GB Mapped Ker-	MK	0x007	3	0
1	nel	MK	0x006	3	0
2	3GB Mapped User, Supervisor, Unmapped Kernel Region	MUSUK	0x005	3	1
3		MUSUK	0x004	3	1
4		MUSUK	0x002	3	1
5		MUSUK	0x000	3	1

**Table 4.5 Segment Configuration for 3GB EVA** 

# 4.11.2 Enhanced Virtual Address (EVA) Instructions

0.0 GB

EVA defines a number of new load/store instructions that are used to allow the kernel to access user virtual address space while executing in kernel mode

For example, the kernel can copy data from user address space to kernel physical address space by using these instructions with user virtual addresses. Kernel system-calls from user space can be conveniently changed by replacing normal load/store instructions with these instructions. Switching modes (kernel to user) is an alternative but this is

an issue if the same virtual address is being simultaneously used by the kernel. Further, there is a performance penalty in context-switching.

Limitations on use of the EVA load/store instructions are as follows:

- Only usable from Kernel execution mode.
- Only usable on a memory segment configured with a User access mode (AM).
- The address translation selected will be mapped if possible, else unmapped. More simply, a TLB based address translation is preferred.

Refer to Volume II of the MIPS Architectural Reference manual for further information on the EVA Load/Store instructions. The availability of these instructions are indicated by the *Config5*<sub>EVA</sub> register field.

Table 4.6 lists kernel load/store instructions.

**Table 4.6 EVA Load/Store Instructions** 

Instruction Mnemonic	Instruction Name	
CACHEE	Perform Cache Operation EVA	
LBE	Load Byte EVA	
LBUE	Load Byte Unsigned EVA	
LHE	Load Halfword EVA	
LHUE	Load Halfword Unsigned EVA	
LLE	Load-Linked EVA	
LWE	Load Word EVA	
LWLE	Load Word Left EVA	
LWRE	Load Word Right EVA	
PREFE	Prefetch EVA	
SBE	Store Byte EVA	
SCE	Store Conditional EVA	
SHE	Store Halfword EVA	
SWE	Store Word EVA	
SWLE	Store Word Left EVA	
SWRE	Store Word Right EVA	

Table 4.7 lists the type of address translation (mapped/unmapped) performed by EVA load/store instructions according to Segmentation Control access mode (AM) and processor execution mode (defined by *StatusKSU* = Kernel, Supervisor or User). A Coprocessor 0 unusable exception is thrown if the instruction is executed in other than Kernel mode. An Address Error exception is thrown if the access mode is not allowed.

Table 4.7 Address translation behavior for EVA load/store instructions

AM- Access Mode	Kernel	Supervisor	User
UK	Address Error	CP0 Unusable	CP0 Unusable
MK	Address Error	CP0 Unusable	CP0 Unusable

Table 4.7 Address translation behavior for EVA load/store instructions

AM- Access Mode	Kernel	Supervisor	User
MSK	Address Error	CP0 Unusable	CP0 Unusable
MUSK	mapped	CP0 Unusable	CP0 Unusable
MUSUK	mapped	CP0 Unusable	CP0 Unusable
USK	Address Error	CP0 Unusable	CP0 Unusable
UUSK	unmapped	CP0 Unusable	CP0 Unusable

Table 4.8 lists the type of address translation (mapped/unmapped) performed by ordinary load/store instructions according to Segmentation Control access mode (AM) and processor execution mode (defined by *StatusKSU* = Kernel, Supervisor or User). An Address Error exception is thrown if the access mode is not allowed in the current execution mode.

Table 4.8 Address translation behavior for ordinary load/store instructions

AM - Access Mode	Kernel	Supervisor	User
UK	unmapped	Address Error	Address Error
MK	mapped	Address Error	Address Error
MSK	mapped	mapped	Address Error
MUSK	mapped	mapped	mapped
MUSUK	unmapped	mapped	mapped
USK	unmapped	unmapped	Address Error
UUSK	unmapped	unmapped	unmapped

# 4.12 Hardware Page Table Walker

Page Table Walking is the process by which a Page Table Entry (PTE) is located in memory. Hardware acceleration for page table walking is an optional feature in the architecture. The mechanism can be used to replace the software handler for the TLB Refill condition. This hardware mechanism is only used for this fast-path handler. This hardware mechanism is not used for the TLB Invalid handler (or slow-path handler).

The MIPS Privileged Resource Architecture (PRA) includes mechanisms intended for rapid handling of TLB exceptions in software. Following a TLB-related exception, the *Context* register can provide the address of a TLB entry - calculated from the faulting virtual address and a Page Table Base address. This mechanism is effective when the OS page table is single level, the TLB entry is 16 bytes in size, and a 4k physical page size is used. Unfortunately, modern operating systems use multi-level page tables, use different page sizes, and store TLB entries in 8, 16 byte and 32-byte forms.

The existence of the Hardware Page Walking feature is denoted when  $Config3_{PW}=1$ .

The Hardware Page Table Walker feature additionally includes enhancements to page table entry format, as follows:

- 1. Huge Page support in directories (non-leaf levels of the Page Table hierarchy), and Base Page Size for the (Page Table Entry (PTE) levels (leaf levels of the Page Table hierarchy). This is the baseline definition. Inferred size PTEs are supported at non-leaf levels.
- 2. A reserved field has been added to PTEs. This field is for future extensions.

A Huge Page may logically be specified in two ways:

- 1. A Huge Page is a region composed of two power-of-4 pages which have adjacent virtual and physical addresses. Since the even page and the odd page are derived from a single directory entry, they will both inherit the same attributes and all but one of the address bits from the single directory entry. The memory region is divided evenly between the even page and the odd page. The physical address held within the directory entry is aligned to 2 x size of the page (which is a power of 4). This is distinct from *EntryLo0* and *EntryLo1* pairs in the Page Table which are only guaranteed to be adjacent in virtual, but not physical address. They may also have differing page attributes. This method is known as **Adjacent Pages** since the *EntryLo0/1* physical addresses are both derived from one entry and have to be adjacent in the physical address space. This is the default method that is supported by this specification. If an implementation chooses to support Huge Pages in the directory levels, then the Adjacent Page method must be implemented.
- 2. Where a Huge Page is itself a power-of-4 page, it is handled in exactly the same manner as a Base Page in the Page Table. For this case, one directory entry is used for the even page and the adjacent directory entry is used for the odd page. The physical address held within the directory entry is aligned to the size of the page (which is a power of 4). This method is known as **Dual Pages** since each PFN does not have to be adjacent to each other. If an implementation chooses to support Huge Pages in the directory levels, then the Dual Page method is an additional option.

Examples of power-of-4 regions (start with 1 kB and multiply by 4 a number of times): 256 MB, 1 MB, 4 MB, 16 MB, 64 MB, 256 MB, 1GB.

Examples of 2x power-of-4 regions (start with 1 kB and multiply by 4 a number of times; then multiple by 2) 512 MB, 2 MB, 32 MB, 128 MB, 512 MB, 2GB.

Huge Page Support is optional and is indicated by  $PWCtl_{Hugepg}$ =1. If an Implementation supports Huge Pages in the directory levels, it must support the Adjacent Page method. The Dual Page method is optional if Huge Pages are supported. The implementation of Dual Page method is indicated by  $PWCtl_{DPH}$ =1

## 4.12.1 Multi-Level Page Table support

The hardware page table walking system specifies a mechanism for refilling the TLB, independent of the *Context* register. Four additional coprocessor 0 registers are added. The *PWBase* register specifies the per-VPE page table base. The *PWField* and *PWSize* registers specify address generation for up to four levels of page table. The *PWCtl* register controls the behavior of the Page Table Walker. These registers also configure the separation between Page Table Entries (PTEs) in memory and post-load shifting of PTEs.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Tables. A Page Table is an array of Page Table Entries. Levels above the Page Tables are known as Directories. A Directory consists of an array of pointers. Each pointer in a Directory is either to another Directory or to a Page Table.

The next figure shows an example of a multi-level page table structure.




Figure 4.7 Page Table Walk Process

Each executing process is typically associated with a separate page table base pointer (*PWBase*). In a single-threaded, uniprocessor system, only one process is active at once. Where multiple CPUs or VPEs are in use, multiple processes execute simultaneously - thus one page table base pointer is required per CPU or VPE. The term 'page table base' refers to the start of a Page Global Directory.

A typical page table structure consists of:

- A per CPU/VPE PWBase register, containing the base of the Page Global Directory.
- Page Global Directories, indexed by upper bits from the faulting address, containing pointers to Page Upper Directories.
- Page Upper Directories, indexed by bits from the faulting address, containing pointers to Page Middle Directories.
- Page Middle Directories, indexed by bits from the faulting address, containing pointers to Page Tables.
- Page Tables, indexed by bits from the faulting address, containing Page Table Entry (PTE) pairs.

In some 32-bit systems, the Page Upper Directories and Page Middle Directories are not used. Some systems may wish to exclude certain bits of the faulting address when performing a page table walk. Some systems use bits in the Page Table Entries to store OS-specific flags, which are removed using a shift before writing into EntryLo0/1. Other systems store these flags alongside the PTEs. Some hardware implementations may seek to include more than one page table walker, allowing out-of-order execution to continue despite multiple TLB misses.

The hardware page table walking scheme takes account of all these possibilities.

Figure 4.8 shows the registers and fields used by the page table walking scheme for a four level page table structure.




Figure 4.8 Page Table Walk Process & CP0 Control fields

Hardware page table walking is performed when enabled and a TLB refill condition is detected.

Hardware page table walking is enabled when

// it's globally enabled and

 $PWCtl_{PWEn}=1$  and

// there's a page table structure to walk

( PWSize<sub>GDW</sub>>0 | PWSize<sub>UDW</sub>>0 | PWSize<sub>MDW</sub>>0 ) and

// and there is no exception or error condition, or the processor is not in debug mode

(not ( $Status_{ERL}=1 \mid Status_{EXL}=1 \mid Debug_{DM}=1$ ))

Hardware page table walking is not allowed if the CCA of the access is uncached, or if the address matches a MAAR that is non-speculative. CP0 MAAR is defined in Release 5 of the architecture.

The following software actions will result in a cancellation of all initiated hardware page table walks and resulting TLB writes, and prevent subsequent initiation until the action itself is complete:

- A TLB Global Invalidate operation. (Release 6).
- Any TLB operation such as write/probe/read, in order to force serialization of hardware and software operations on the TLB.
- A write to any of CP0 PWBase/PWSize/PWField/PWCtl registers.

- A write to CP0 SegCt/0/1/2 registers, if implemented.
- A write to CP0 EntryHi<sub>ASID</sub> or MemoryMapID, if implemented (Release 6).

For writes to CP0 registers, whether any write or only a write that modifies the state causes a cancellation is implementation-dependent.

Memory reads during hardware page table walking are performed as if they were kernel-mode load instructions. Addresses contained in the *PWBase* register and in memory-resident directories are virtual addresses.

Physical addresses and cache attributes are obtained from the Segment Configuration system when  $Config3_{SC}=1$ , or from the default MIPS segment system when  $Config3_{SC}=0$ .

The hardware page walk write should treat the multiple-hit case the same as a TLBWR. Assuming that the write by design cannot detect all duplicates, then a preferred implementation is to invalidate the single duplicate and then write the TLB. A Machine Check exception may subsequently be taken on a TLBP or lookup of TLB.

If a synchronous exception condition is detected during the hardware page table walk, the HW walking process is aborted and a TLB Refill exception will be taken. This includes synchronous exceptions such as Address Error, Precise Debug Data Break and other TLB exceptions resulting from accesses to mapped regions.

If an asynchronous exception is detected during the hardware page table walk, the HW walking process is aborted and the asynchronous exception is taken. This includes asynchronous exceptions such as NMI, Cache Error, and Interrupts. It also includes the asynchronous Machine Check exception which results from multiple matching entries being present in the TLB following a TLB write.

Implementations are not required to support hardware page table walk reads from mapped regions of the Virtual Address space. If an implementation does not support reads from mapped regions, an attempted access during a page table walk will cause the process to be aborted, and a TLB Refill exception will be taken.

Pointers within Directories are always treated as 32 bit addresses.

Hardware page table walking is performed as follows:

- 1. A temporary pointer is loaded with the contents of the *PWBase* register
- 2. The native pointer size is set to 4 bytes (32 bits).
- 3. If the Global Directory is disabled by *PWSize<sub>GDW</sub>=0*, skip to the next step.
  - If Huge Pages are supported, check PTEVld bit to determine if entry is PTE. If PTEVld bit is set, write Huge Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is complete after Huge Page is written to TLB.
  - Extract *PWSize<sub>GDW</sub>* bits from the faulting address, with least-significant bit *PWField<sub>GDI</sub>*. This is the Global Directory index (Gindex). Logical OR onto the temporary pointer, after multiplying (shifting) by the native pointer size. The result is a pointer to a location within the Global Directory.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned value is placed into the temporary pointer. If an exception is detected, abort.
- 4. If the Upper Directory is disabled by *PWSize<sub>UDW</sub>*=0, skip to the next step.

- If Huge Pages are supported, check PTEVId bit to determine if entry is PTE. If PTEVId bit is set, write Huge Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is complete after Huge Page is written to TLB.
- Extract PWSize<sub>UDW</sub> bits from the faulting address, with least-significant bit PWField<sub>UDI</sub>. This is the Upper Directory index (Uindex). Logical OR onto the temporary pointer, after multiplying (shifting) by the native pointer size. The result is a pointer to a location within the Upper Directory.
- Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned value is placed into the temporary pointer. If an exception is detected, abort.
- 5. If the Middle Directory is disabled by *PWSize<sub>MDW</sub>*=0, skip to the next step.
  - If Huge Pages are supported, check PTEVld bit to determine if entry is PTE. If PTEVld bit is set, write Huge Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is complete after Huge Page is written to TLB.
  - Extract *PWSize<sub>MDW</sub>* bits from the faulting address, with least-significant bit *PWField<sub>MDI</sub>*. This is the Middle Directory index (Mindex). Logical OR onto the temporary pointer, after multiplying (shifting) by the native pointer size. The result is a pointer to a location within the Middle Directory.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned value is placed into the temporary pointer. If an exception is detected, abort.
  - The temporary pointer now contains the address of the Page Table to be used.
- 6. Extract *PWSize<sub>PTW</sub>* bits from the faulting address, with least-significant bit *PWField<sub>PTI</sub>* This is the Page Table index (PTindex). Multiply (shift) by the native pointer size, then multiply (shift) by the size of the Page Table Entry, specified in *PWSize<sub>PTEW</sub>* 
  - The temporary pointer now contains the address of the first half of the Page Table Entry.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned
    value is logically shifted right by *PWField<sub>PTEI</sub>* bits. This is the first half of the Page Table Entry. If an exception is detected, abort.
- 7. In the temporary pointer, set the bit located at bit location *PWField*<sub>PTEI</sub>.
  - The temporary pointer now contains the address of the second half of the Page Table Entry.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned
    value is shifted right by *PWField<sub>PTEI</sub>* bits. This is the second half of the Page Table Entry. If an exception is
    detected, abort.
- 8. Write the two halves of the Page Table Entry into the TLB, using the same semantics as the TLBWR (TLB write random) instruction.
- 9. Continue with program execution.

Coprocessor 0 registers which are used by software on TLB refill exceptions are unused by the hardware page table walking process. The registers and fields used by software are *BadVAddr*, *EntryHi*, *PageMask*, *EntryLo0*, *EntryLo1* and *Context*<sub>BadVPN2</sub>.

## 4.12.2 PTE and Directory Entry Format


All entries are read from in-memory data structures. There are three types of entries in the baseline definition: Directory Pointer, Huge Page non-leaf PTE of inferred size, and leaf PTE of base size. For options other than baseline, the entry type is a function of the table level and the PTEvld field of an entry. For all but the last level table (leaf level), the PTEvld bit is 0 for directory pointers to the next table and 1 for PTEs. In the leaf table, the entry is always a PTE and the PTEvld bit is not used by Hardware Walker. The  $PWCtl_{HugePg}$  register field indicates whether Huge Page non-leaf PTEs are implemented.

All PTEs are shifted right by *PWField<sub>PTEI</sub>* -2 (shifting in zeros at the most significant bit) and then rotated right by 2 bits before forming the page-walker equivalents of *EntryLo0* and *EntryLo1* values. These operations are used to remove the Software-only bits and placing the RI and XI protection bits in the proper bit location before writing the TLB. If the RI and XI bits are implemented and enabled, the HW Page Walker feature requires the RI bit to be placed right of the G bit in the PTE memory format. Similarly, it is required that the XI bit to be placed right of the RI bit in the PTE memory format.


Note that the bit position of PTEvld is not fixed at 0. It can be programmed by the *PWCtl*<sub>Psn</sub> field. If non-leaf PTE entries are available, there will already be a bit used by the software TLB handler to distinguish non-leaf PTE entries from directory pointers. Normally, the PTEvld bit is configured to point to that software bit within the PTE.

A possible programming error to avoid is placing the PTEvld bit within the Directory Pointer field, as any of those address bits may be set and thus not appropriate to be used to distinguish between a Directory Pointer or a non-leaf PTE.


The following figures show an example of 4-byte pointers or PTE entries. The 4-byte width is configured by having  $PWS/ze_{PTEW}=0$ . In this example, 4bits are used for Software-only flags. The following figures assume a PTE format based on  $PWCtl_{Psn}=0$ ,  $PWField_{PTEJ}=6$  and a Base Page Size of 4k for simplicity.




After shifting out the software bits (3..0) (shifting in zeros at the most significant bit) and then rotating *RI* and *XI* fields into bits 31:30, the PTE matches the *EntryLo* register format. In the non-Leaf PTE, 4-bits which are just left of the *C* field are reserved for future features.



The following figures show an example of 8-byte pointers or PTE entries. The 8-byte width is configured by having  $PWSize_{PTEW}=1$ . This example uses 4-bits for Software-only flags. The use of the wider PTE allows for the use of more PFN bits to be used for addressing - the 8-byte PTE format is required when more than 32-bits of physical addressing is to be implemented. Both the non-leaf PTE and directory pointer both take 8-bytes of memory space, though only 32-bits are actually used for the memory address. The following figures assume a PTE format based on  $PWCtl_{PSN}=0$ ,  $PWField_{PTE}=6$  and a Base Page Size of 4k for simplicity.



After the software bits (3..0) are right shifted away (shifting in zeros at the most significant bit) and the RI and XI fields are rotated to bits 31:30, the PTE matches the *EntryLo* register format. By setting *PWS/ze*<sub>PTEW</sub>=1 to denote 8-byte PTE entries, the shift operation is done on the entire 8 byte PTE, but only the lower 4-bytes are written into the TLB. In the non-Leaf PTE, 4-bits which are just left of the *C* field are reserved for future features.



Leaf PTEs always occur in pairs (*EntryLo0* and *EntryLo1*). However, non-leaf PTEs (ones which occur in the upper directories) can occur either in pairs (if Dual Page method is enabled) or occur with just one entry (Adjacent Page method).

For the Adjacent Page method, the single non-leaf PTE represent both *EntryLo0* and *EntryLo1* values. When the walker populates the EntryLo registers for a PTE in a directory, the least significant bit above the page size is 0 for *EntryLo0* and 1 for *EntryLo1*. That is, *EntryLo0* and *EntryLo1* represent adjacent physical pages.

For the Dual Page method, the two PTEs are read from the directory level by the Hardware Page Walker.

For Huge Page handling, the size of the Huge Page is inferred from the directory level in which the Huge Page resides. For the Adjacent Page Method, the size of each individual PTE in *EntryLo0* and *EntryLo1* as synthesized from the single Huge Page is always half the inferred size.

If the inferred page size is 2 x power-of-4, then the Adjacent Page Method is used.

If the inferred page size is a power-of-4, then the Dual Page Method is used (if the Dual Page Method is implemented). If the Dual Page method is implemented (*PWCtl<sub>DPH</sub>*=1), it is implementation-specific whether the PTEVld bit is checked for the second PTE when it is read from memory for writing the second TLB page. The recommended behavior is to check this second PTEVld bit and if it is not set, a Machine Check exception is triggered. The *PageGrain<sub>MCCause</sub>* register field is used to differentiate between different types of Machine Check exceptions.

If the inferred Huge Page size is power-of-4, and the Dual Page Methods is not implemented, it is implementation-specific whether a Machine Check is reported.

An example of Huge Page handling follows. It assumes a leaf PTE size of 4 kB.

- PMD Huge Page =  $2^9 (PWSize_{PTW}) * 2^12 (PWField_{PTI}) = 2^21 = 2 MB$ . Each EntryLo0/1 page is 1 MB, which is a power-of-4 and use the Adjacent Page method.
- PUD Huge Page = 2^10 (*PWSize<sub>MDW</sub>*) \* 2^9 (*PWSize<sub>PTW</sub>*) \* 2^12 (*PWField<sub>PTI</sub>*) = 2^31 = 2GB. Each EntryLo0/1 page is 1GB, which is a power-of-4 and would use the Adjacent Page method. Note that the index into PMD has been extended to 10 bits from 9 bits. Each PMD table thus has 1K entries instead of the typical 512 entries.

#### See also:

- Section 9.19, "PWBase Register (CP0 Register 5, Select 5)" on page 162
- Section 9.20, "PWField Register (CP0 Register 5, Select 6)" on page 162
- Section 9.21, "PWSize Register (CP0 Register 5, Select 7)" on page 165
- Section 9.23, "PWCtl Register (CP0 Register 6, Select 6)" on page 171

#### 4.12.3 Hardware page table walking process

The hardware page table walking process is described in pseudocode as follows:

```
/* Perform hardware page table walk
    *
    * Memory accesses are performed using the KERNEL privilege level.
    * Synchronous exceptions detected on memory accesses cause a silent exit
    * from page table walking, resulting in a TLB Refill exception.
    *
    * Implementations are not required to support page table walk memory
    * accesses from mapped memory regions. When an unsupported access is
    * attempted, a silent exit is taken, resulting in a TLB Refill exception.
    *
    * Note that if an exception is caused by AddressTranslation or LoadMemory
    * functions, the exception is not taken, a silent exit is taken,
    * resulting in a TLB Refill exception.
    *
    * For readability, this pseudo-code does not deal with PTEs of different widths.
    * In reality, implementations will have to deal with the different PTE
    * and directory pointer widths.
    */
subroutine PageTableWalkRefill(vAddr):
```

```
if (Config3_{PW} = 0) then
         return(0) # walker is unimplemented
if (PWCtl_{PWEn}=0) then
         return (0) # walker is disabled
if (Status_{EXL}=1 \mid Status_{ERL}=1 \mid Debug_{DM}=1)
                                                      # no walk in exception/error condition, or debug mode
if !(PWSize_{GDW}>0 | PWSize_{UDW}>0 | PWSize_{MDW}>0) then
         return (0) # no structure to walk
         # Initial values
found \leftarrow 0
encMask \leftarrow 0
HugePage \leftarrow False
HgPgBDhit \leftarrow False
HgPgGDhit \leftarrow False
\texttt{HgPgUDhit} \leftarrow \texttt{false}
HgPgMDhit \leftarrow false
# Native pointer size
NativeShift \leftarrow 2
DSize ← 32
# Adjust DSize for Directory reads for the case of double-wide directory
# entries. Later in pseudo-code, leaf-tables get a different adjustment because
# they do not contain Huge Pages.
if (PWSize_{PTEW}=1 \text{ and } PWCtl_{HugPg}=1) then
                  DSize
                                                  ←DSize * 2
endif
# Indices computed from faulting address
                                    \leftarrow (\texttt{vAddr} >> \texttt{PWField}_{\texttt{GDI}}) \text{ and } ((\texttt{1} << \texttt{PWSize}_{\texttt{GDW}}) - \texttt{1})
 \label{eq:uindex} \mbox{Uindex} \qquad \leftarrow (\mbox{vAddr} >> \mbox{PWField}_{\mbox{UDI}}) \mbox{ and } ((\mbox{1<<PWSize}_{\mbox{UDW}}) \mbox{-1}) 
                           \leftarrow (\texttt{vAddr} >> \texttt{PWField}_{\texttt{MDI}}) \text{ and } ((\texttt{1} << \texttt{PWSize}_{\texttt{MDW}}) - \texttt{1})
Mindex
PTindex \leftarrow (vAddr >> PWField<sub>PTI</sub>) and ((1<<PWSize<sub>PTW</sub>)-1)
# Offsets into tables
# NativeShift should be incremented by 1 if double-wide PTEs/Ptrs are
# programmed.
 \begin{tabular}{ll} \be
 \text{Moffset} \quad \leftarrow \text{Mindex} << (\text{NativeShift} + (\text{PWSize}_{\text{PTEW}} \text{ and } \text{PWCtl}_{\text{HugPg}})) 
\texttt{PToffset0} \leftarrow (\texttt{PTindex} >> 1) << (\texttt{NativeShift} + \texttt{PWSize}_{\texttt{PTEW}} + 1)
 \texttt{PToffset1} \leftarrow \texttt{PToffset0} \ \texttt{OR} \ (1 << \ (\texttt{NativeShift} + \texttt{PWSize}_{\texttt{PTEW}})) 
EntryLo0 ← UNPREDICTABLE
EntryLo1 ← UNPREDICTABLE
Context_{BadVPN2} \leftarrow UNPREDICTABLE
# Starting address - Page Table Base
vAddr \leftarrow PWBase
```

```
# Global Directory
if (PWSize_{GDW} > 0) then
                 ← vAddr or Goffset
   (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
                  ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   if (t and (1<<PWCtl_{Psn}) && PWCtl_{Hugpq}=1) then # PTEvld is set
       HugePage ← true
       HgPgGDHit ← true
       t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // shift entire PTE
       t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
       w \leftarrow (PWField_{GDT}) - 1
       if ( ( PWField_{GDT} and 0x1)=1) // check if index is odd e.g. 2x power of 4
       // generate adjacent page from same PTE for odd TLB page
           lsb \leftarrow (1<<w)>> 6
           pw_EntryLo0 ← t and not lsb # lsb=0 even page; note FILL fields are 0
           pw_EntryLo1 ← t or lsb # lsb=1 odd page
       elseif (PWCtl_{DPH} = 1)
       // Dual Pages - figure out whether even or odd page loaded first
           OddPageBit = (1 << PWField<sub>GDT</sub>)
           if (vAddr and OddPageBit)
              pw_EntryLo1 ← t
           else
              pw EntryLo0 ← t
           endif
       // load second PTE from directory for other TLB page
           vAddr2 ← vAddr xor OddPageBit
           (pAddr2, CCA2) ← AddressTranslation(vAddr2, DATA, LOAD, KERNEL)
           t ← LoadMemory(CCA2, DSize, pAddr2, vAddr2, DATA)
           t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // shift entire PTE t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
           if (vAddr and OddPageBit)
               pw_EntryLo0 ← t
           else
               pw_EntryLo1 ← t
           endif
       else
           goto ERROR
       endif
       goto REFILL
   else
       vAddr \leftarrow t
   endif
endif
# Upper directory
if (PWSize_{\text{UDW}} > 0) then
                \leftarrow vAddr or Uoffset
   vAddr
   (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
                  ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   if (t and (1<<PWCtl_{Psn}) && PWCtl_{Hugpg}=1) then# PTEvld is set
       HugePage ← true
       HgPgUDHit \leftarrow true
       t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // right-shift entire PTE
       t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
       w \leftarrow (PWFIELD_{IIDT}) - 1
```

```
if ((PWFIELD_{IIDT} \text{ and } 0x1) = 0x1) //check if odd e.g. 2x power of 4
       // generate adjacent page from same PTE for odd TLB page \,
           lsb \leftarrow (1<<w)>> 6 // align PA[12] into EntryLo* register bit 6
           pw EntryLo0 \leftarrow t and not lsb # lsb=0 even page; note FILL fields are 0
           pw_EntryLo1 \leftarrow t or lsb # lsb=1 odd page
       elseif (PWCtl_{DPH} = 1)
       // Dual Pages - figure out whether even or odd page loaded first
           OddPageBit = (1 << PWFIELD<sub>UDT</sub>)
           if (vAddr and OddPageBit)
              pw_EntryLo1 ← t
           else
               pw_EntryLo0 ← t
           endif
       // load second PTE from directory for odd TLB page \,
           vAddr2 ← vAddr xor OddPageBit
           (pAddr2, CCA2) ← AddressTranslation(vAddr2, DATA, LOAD, KERNEL)
           t ← LoadMemory(CCA2, DSize, pAddr2, vAddr2, DATA)
           t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // right-shift entire PTE
           t ← ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
           if (vAddr and OddPageBit)
              pw EntryLo0 ← t
           else
              pw_EntryLo1 ← t
           endif
       else
           goto ERROR
       endif
       goto REFILL
       vAddr \leftarrow t
   endif
endif
# Middle directory
if (PWSize_{MDW} > 0) then
   vAddr
              \leftarrow vAddr OR Moffset
   (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
                  ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   if (t and (1<<PWCtl_{Psn}) && PWCtl_{Hugpg}=1) then# PTEvld is set
       HugePage ← true
       HgPgMDHit ← true
       t \leftarrow t >> PWField_PTEI - 2 // right-shift entire PTE t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
       pw_EntryLo0 ← t # note FILL fields are 0
       w \leftarrow (PWField_{MDT}) - 1
       if ( (PWField_{MDI} \text{ and } 0x1) = 0x1) // check if odd e.g. 2x power of 4
       // generate adjacent page from same PTE for odd TLB page
       lsb \leftarrow (1<<w)>> 6 // align PA[12] into EntryLo* register bit 6
       pw EntryLo0 ← t and not lsb # lsb=0 even page; note FILL fields are 0
       pw_EntryLo1 ← t or lsb # lsb=1 odd page
       elseif (PWCtl_{DPH} = 1)
       // Dual Pages - figure out whether even or odd page loaded first
           OddPageBit = (1 << PWField<sub>MDT</sub>)
           if (vAddr and OddPageBit)
               pw EntryLo1 \leftarrow t
           else
              pw EntryLo0 ← t
           endif
```

```
// load second PTE from directory for odd TLB page
              vAddr2 \leftarrow vAddr xor (1 \ll (NativeShift + PWSize_{PTEW})
              (pAddr2, CCA2) ← AddressTranslation(vAddr2, DATA, LOAD, KERNEL)
              t ← LoadMemory(CCA2, DSize, pAddr2, vAddr2, DATA)
              t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // right-shift entire PTE
              t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
              if (vAddr and OddPageBit)
                  pw_EntryLo0 ← t
                  pw EntryLo1 ← t
              endif
           else
              goto ERROR
           endif
           goto REFILL
       else
          vAddr \leftarrow t
       endif
   endif
# Adjustment of DSize in leaf-table.
if (PWSize_{PTEW}=1) then
          DSize ← DSize * 2
endif
   # Leaf Level Page Table - First half of PTE pair
   vAddr ← vAddr or PToffset0
   (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD, KERNEL)
   temp0
                 ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   # Leaf Level Page Table - Second half of PTE pair
            \leftarrow vAddr or PToffset1
   (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
   temp1 ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   # Load Page Table Entry pair into TLB
                 \leftarrow temp0 >> PWField<sub>PTEI</sub> - 2 // right-shift entire PTE
   pw EntryLo0 ← ROTRIGHT(temp0, 2) // 32-bit rotate to place RI/XI bits
                \leftarrow temp1 >> PWField_{PTEI} - 2 // right-shift entire PTE
   pw_EntryLo1 ← ROTRIGHT(temp1, 2) // 32-bit rotate to place RI/XI bits
REFILL:
   found \leftarrow 1
   m \leftarrow (1 << PWField_{PTT}) - 1
   if (HugePage) then
       # Non-power-of-4 page size halved to provide power-of-4 page size.
       # 1st step: Halve page size (1<<(w-1))</pre>
       switch ({HgPgBDHit,HgPgGDHit,HgPgUDHit,HgPgMDHit})
           case 1000
              m \leftarrow (1 << (PWField_{RDT})) - 1
           case 0100
              m \leftarrow (1 << (PWField_{GDT})) - 1
           case 0010
```

```
m \leftarrow (1 << (PWField_{UDI})) - 1
           case 0001
              m \leftarrow (1 << (PWField_{MDT})) - 1
       end switch
   endif
   # 2nd step: Normalize mask field to 4KB as smallest base (>>12)
   pw\_PageMask_{Mask} \leftarrow m >> 12
# The hardware page walker inserts a page into the TLB in a manner
# identical to a TLBWR instruction as executed by the software refill handler
   pw_EntryHi = ( vaddr and not 0xfff ) | EntryHi_{ASID}
   TLBWriteRandom(pw_EntryHi, pw_EntryLo0, pw_EntryLo1, pw_PageMask)
   return(found)
   # If an error/exception condition is detected on a page table
   # walk memory access, this function exits with found=0.
   OnError:
       return(0)
endsub
```

If a page is marked invalid, the hardware refill handler will still fill the page into the TLB. Software can point to invalid PTEs to represent regions that are not mapped. When the Software attempts to use the invalid TLB entry, a TLB invalid exception will be generated.

# **Common Device Memory Map**

MIPS processors may include memory-mapped IO devices that are packaged as part of the CPU. An example is the Fast Debug Channel, which is a UART-like communication device that uses the EJTAG probe pins to move data to the external world.

The Common Device Memory Map (CDMM) is a region of physical address space that is reserved for mapping IO device configuration registers within a MIPS processor. The CDMM helps aggregate various device mappings into one area, preventing fragmentation of the memory address space. It also enables the use of access control and memory address translation mechanisms for these device registers. The CDMM occupies a maximum of 32 kB in the physical address map.

The CMDMM is an optional feature of the architecture. Software detects if CDMM is implemented by reading the *Config3*<sub>CDMM</sub> register field (bit 3).

Two blocks are defined for the CDMM -

- CDMMBase A new Coprocessor 0 register that sets the base physical address of the CDMM
- CDMM Access Control and Device Register Block The 32 kB CDMM region is divided into smaller 64-byte aligned blocks called 'Device Register Blocks' (DRBs). Each block has access control and status information in access control and status registers (ACSRs), followed by IO device registers.

For implementations that have multiple VPEs, the IO devices and their ACSRs are instantiated once per VPE, but the *CDMMBase* register is shared among the VPEs.

Implementations are not required to maintain cache coherence for the CDMM region. For that reason, the memory mapped registers located within this region must be accessed only using uncached memory transactions. Accessing these register using a cacheable CCA may result in **UNPREDICTABLE** behavior.

Each of these blocks are now described in detail.

# 5.1 CDMMBase Register

The physical base address for the CDMM facility is defined by a coprocessor 0 register called *CDMMBase*, (CP0 register 15, select 2). This address must be aligned to a 32 kB boundary.

On a 32-bit core with a TLB-based MMU, this region would most likely be mapped to the lower 512 MB of physical memory, allowing kernel-mode unmapped, uncached access via kseg1. User-mode access could be allowed through a TLB mapping using an uncached coherency.

On cores that use a FMT MMU, the region would most likely be mapped to the lower 512 MB and made accessible via kernel mode. Alternatively, if user-mode access is allowed, this region could be mapped to correspond to the kuseg physical address segment.

On cores that use a BAT MMU, if only kernel mode access is allowed, the region would be mapped to a physical address region reachable through kseg1 or kseg2/3 (using uncached coherency). If user mode access is allowed, the useg BAT entry must use an uncached coherency.

Please refer to Section 9.44 on page 215 for the description of the CDMMBase register.

# 5.2 CDMM - Access Control and Device Register Blocks

The CDMM is divided into 64-byte aligned segments named 'Device Register Blocks' (DRBs), Each device occupies at least one DRB. If a device needs additional address space, it can occupy multiple contiguous 64-byte blocks, e.g., multiple DRBs which are adjacent in the physical address map. For each device, device type identification and access control information is located in the DRB allocated for the device with the lowest physical address.

Access control information is specified via 'Access Control and Status Registers' (ACSRs) that are found at the start of the DRB allocated for the device with the lowest physical address. The ACSR for a device holds the size of the IO device, and hence also act as a pointer to the start of the next device and its' ACSR. ACSRs are only accessible in kernel mode. The ACSR is followed by the data/control registers for the IO device. Figure 5.1 shows the organization of the CDMM.

Reading any of the IO device registers in either usermode or supervisor mode when such accesses are not allowed, results in all zeros being returned. Writing any of the IO device registers in either usermode or supervisor mode when such accesses are not allowed, results in the write being ignored and the register not being modified. Reading any of the ACSR registers while not in kernel mode results in all zeros being returned. Writing any of the ACSR registers while not in kernel mode results in the write being ignored and the ACSR not being modified.

Since the ACSR act as a pointer that can only increment, the devices must be allocated in the memory space in a specific manner. The first device must be located at the address pointed by the *CDMMBase* register and any subsequent device is allocated in the next available adjacent DRB.

If the CI bit is set in the CDMMBASE register, the first DRB of the CDMM (at offset 0x0 from the CDMMBase) is reserved for implementation specific use.

Device 4 Registers 1 DRB= 64 Bytes ACSR for Device 4 Device 3 Registers 1 DRB= 64 Bytes Increasing Physical Address Device 3 Registers 1 DRB= 64 Bytes Device 3 Registers 1 DRB= 64 Bytes ACSR for Device 3 Device 2 Registers 1 DRB= 64 Bytes ACSR for Device 2 Device 1 Registers 1 DRB= 64 Bytes Device 1 Registers 1 DRB= 64 Bytes ACSR for Device 1 Device 0 Registers 1 DRB= 64 Bytes ACSR for Device 0 **CDMMBase** 

Figure 5.1 Example Organization of the CDMM

# 5.2.1 Access Control and Status Registers

The first DRB of a device has 8 bytes of access control address space allocated to it. These 8 bytes can be considered to be two 32-bit registers (on a 32-bit or 64-bit core), or a single 64-bit register (on a 64-bit core). In revision 1.00 of the CDMM, only the lower 32-bits hold access control and status information. The control/status register can be accessed in kernel mode only. Reading this register while not in kernel mode results in all zeros being returned. Writing this register while not in kernel mode results in the write being ignored and the register not being modified.

Figure 5.2 has the format of an Access Control and Status register (shown as a 64-bit register), and Table 5.1 describes the register fields.

Figure 5.2 Access Control and Status Register



Table 5.1 Access Control and Status Register Field Descriptions

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
DevType	31:24	This field specifies the type of device. A non-zero value indicates the type of device. A zero value indicates the absence of a device.	R	Preset	Required

**Table 5.1 Access Control and Status Register Field Descriptions (Continued)** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
DevSize	21:16	This field specifies the number of extra 64-byte blocks allocated to this device. A value of 0 indicates that only one 64-byte block is allocated. This also determines the location of the next device block. A device is limited to 4 kB of memory.	R	Preset	Required
DevRev	15:12	This field specifies the revision of device. This field is combined with the DevType field to denote the specific device revision.	R	Preset	Required
Uw	3	This bit indicates if user-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in user mode with access disabled is ignored.	R/W	0	Required
Ur	2	This bit indicates if user-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in user mode with access disabled is ignored.	R/W	0	Required
Sw	1	This bit indicates if supervisor-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in supervisor mode with access disabled is ignored.	R/W	0	Required
Sr	0	This bit indicates if supervisor-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in supervisor mode with access disabled is ignored.	R/W	0	Required
0	63:32, 11:4	Reserved for future use. Ignored on write; returns zero on read.	R	0	Required

# Chapter 6

# **Interrupts and Exceptions**

Release 2 of the Architecture added the following features related to the processing of Exceptions and Interrupts:

- The addition of the Coprocessor 0 *EBase* register, which allows the exception vector base address to be modified for exceptions that occur when *Status*<sub>BEV</sub> equals 0. The *EBase* register is required.
- The extension of the Release 1 interrupt control mechanism to include two optional interrupt modes:
  - Vectored Interrupt (VI) mode, in which the various sources of interrupts are prioritized by the processor and
    each interrupt is vectored directly to a dedicated handler. When combined with GPR shadow registers, introduced in the next chapter, this mode significantly reduces the number of cycles required to process an interrupt.
  - External Interrupt Controller (EIC) mode, in which the definition of the coprocessor 0 register fields associated with interrupts changes to support an external interrupt controller. This can support many more prioritized interrupts, while still providing the ability to vector an interrupt directly to a dedicated handler and take advantage of the GPR shadow registers.
- The ability to stop the *Count* register for highly power-sensitive applications in which the *Count* register is not used, or for reduced power mode. This change is required.
- The addition of the DI and EI instructions which provide the ability to atomically disable or enable interrupts. Both instructions are required.
- The addition of the *TI* and *PCI* bits in the *Cause* register to denote pending timer and performance counter interrupts. This change is required.
- The addition of an execution hazard sequence which can be used to clear hazards introduced when software writes to a coprocessor 0 register which affects the interrupt system state.

# 6.1 Interrupts

Release 1 of the Architecture included support for two software interrupts, six hardware interrupts, and two special-purpose interrupts: timer and performance counter. The timer and performance counter interrupts were combined with hardware interrupt 5 in an implementation-dependent manner. Interrupts were handled either through the general exception vector (offset 0x180) or the special interrupt vector (0x200), based on the value of  $Cause_{IV}$  Software was required to prioritize interrupts as a function of the  $Cause_{IV}$  bits in the interrupt handler prologue.

Release 2 of the Architecture adds an upward-compatible extension to the Release 1 interrupt architecture that supports vectored interrupts. In addition, Release 2 adds a new interrupt mode that supports the use of an external interrupt controller by changing the interrupt architecture.

Although a Non-Maskable Interrupt (NMI) includes "interrupt" in its name, it is more correctly described as an NMI exception because it does not affect, nor is it controlled by the processor interrupt system.

An interrupt is only taken when all of the following are true:

- A specific request for interrupt service is made, as a function of the interrupt mode, described below.
- The *IE* bit in the *Status* register is a one.
- The *DM* bit in the *Debug* register is a zero (for processors implementing EJTAG)
- The EXL and ERL bits in the Status register are both zero.

Logically, the request for interrupt service is ANDed with the *IE* bit of the *Status* register. The final interrupt request is then asserted only if both the *EXL* and *ERL* bits in the *Status* register are zero, and the *DM* bit in the *Debug* register is zero, corresponding to a non-exception, non-error, non-debug processing mode, respectively.

# 6.1.1 Interrupt Modes

An implementation of Release 1 of the Architecture only implements interrupt compatibility mode.

An implementation of Release 2 of the Architecture may implement up to three interrupt modes:

- Interrupt compatibility mode, which acts identically to that in an implementation of Release 1 of the Architecture. This mode is required.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to that interrupt, and to assign a GPR shadow set for use during interrupt processing. This mode is optional and its presence is denoted by the VInt bit in the *Config3* register.
- External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full support for an external interrupt controller handling prioritization and vectoring of interrupts. This mode is optional and its presence is denoted by the *VEIC* bit in the *Config3* register.

A compatible implementation of Release 2 of the Architecture must implement interrupt compatibility mode, and may optionally implement one or both vectored interrupt modes. Inclusion of the optional modes may be done selectively in the implementation of the processor, or they may always be implemented and be dynamically enabled based on coprocessor 0 control bits. The reset state of the processor is to interrupt compatibility mode such that an implementation of Release 2 of the Architecture is fully compatible with implementations of Release 1 of the Architecture.

Table 6.1 shows the current interrupt mode of the processor as a function of the coprocessor 0 register fields that can affect the mode.

Status <sub>BEV</sub>	Cause <sub>IV</sub>	IntCtl <sub>VS</sub>	Config3 <sub>VINT</sub>	Config3 <sub>VEIC</sub>	Interrupt Mode
1	X	X	X	X	Compatibility
X	0	X	X	X	Compatibility
X	X	=0	Х	Х	Compatibility

**Table 6.1 Interrupt Modes** 

**Table 6.1 Interrupt Modes (Continued)** 

Status <sub>BEV</sub>	Cause <sub>IV</sub>	IntCtl <sub>VS</sub>	Config3 <sub>VINT</sub>	Config3 <sub>VEIC</sub>	Interrupt Mode
0	1	≠0	1	0	Vectored Interrupt
0	1	≠0	X	1	External Interrupt Controller
0	1	≠0	0	0	Not Allowed - $\operatorname{IntCtl}_{VS}$ is zero if neither Vectored Interrupt nor External Interrupt Controller mode are implemented.
"x'	' den	otes de	on't c	are	

### 6.1.1.1 Interrupt Compatibility Mode

This is the only interrupt mode for a Release 1 processor and the default interrupt mode for a Release 2 processor. This mode is entered when a Reset exception occurs. In this mode, interrupts are non-vectored and dispatched though exception vector offset 0x180 (if  $Cause_{IV} = 0$ ) or vector offset 0x200 (if  $Cause_{IV} = 1$ ). This mode is in effect if any of the following conditions are true:

- $Cause_{IV} = 0$
- Status<sub>BEV</sub> = 1
- $IntCtl_{VS} = 0$ , which would be the case if vectored interrupts are not implemented, or have been disabled.

The current interrupt requests are visible via the IP field in the Cause register on any read of the register (not just after an interrupt exception has occurred). Note that an interrupt request may be deasserted between the time the processor starts the interrupt exception and the time that the software interrupt handler runs. The software interrupt handler must be prepared to handle this condition by simply returning from the interrupt via ERET. A request for interrupt service is generated as shown in Table 6.2.

Table 6.2 Request for Interrupt Service in Interrupt Compatibility Mode

Interrupt Type	Interrupt Source	Interrupt Request Calculated From
Hardware Interrupt, Timer Interrupt, or Performance Counter Interrupt	HW5	Cause <sub>IP7</sub> and Status <sub>IM7</sub>
Hardware Interrupt	HW4	Cause <sub>IP6</sub> and Status <sub>IM6</sub>
	HW3	Cause <sub>IP5</sub> and Status <sub>IM5</sub>
	HW2	Cause <sub>IP4</sub> and Status <sub>IM4</sub>
	HW1	Cause <sub>IP3</sub> and Status <sub>IM3</sub>
	HW0	Cause <sub>IP2</sub> and Status <sub>IM2</sub>
Software Interrupt	SW1	Cause <sub>IP1</sub> and Status <sub>IM1</sub>
	SW0	Cause <sub>IP0</sub> and Status <sub>IM0</sub>

A typical software handler for interrupt compatibility mode might look as follows:

```
/*
 * Assumptions:
 * - Cause_{TV} = 1 (if it were zero, the interrupt exception would have to
                    be isolated from the general exception vector before getting
 * - GPRs k0 and k1 are available (no shadow register switches invoked in
                                       compatibility mode)
 * - The software priority is IP7..IP0 (HW5..HW0, SW1..SW0)
 * Location: Offset 0x200 from exception base
IVexception:
   mfc0 k0, C0_Cause /* Read Cause register for IP bits */ mfc0 k1, C0_Status /* and Status register for IM bits */
   andi \, k0, k0, M_CauseIM \, /* Keep only IP bits from Cause */
   beq k0, zero, Dismiss /* no bits set - spurious interrupt */
   clz k0, k0 /* Find first bit set, IP7..IP0; k0 = 16..23 */
xori k0, k0, 0x17 /* 16..23 => 7..0 */
sll k0, k0, VS /* Shift to emulate software IntCtl<sub>VS</sub> */
la k1, VectorBase /* Get base of 8 interrupt vectors */
addu k0, k0, k1 /* Compute target from base and offset */
   jr
          k0
                               /* Jump to specific exception routine */
   nop
 * Each interrupt processing routine processes a specific interrupt, analogous
 * to those reached in VI or EIC interrupt mode. Since each processing routine
 * is dedicated to a particular interrupt line, it has the context to know
 * which line was asserted. Each processing routine may need to look further
 * to determine the actual source of the interrupt if multiple interrupt requests
 * are ORed together on a single IP line. Once that task is performed, the
 * interrupt may be processed in one of two ways:
 * - Completely at interrupt level (e.g., a simply UART interrupt). The
    SimpleInterrupt routine below is an example of this type.
 * - By saving sufficient state and re-enabling other interrupts. In this
    case the software model determines which interrupts are disabled during
    the processing of this interrupt. Typically, this is either the single
   StatusIM bit that corresponds to the interrupt being processed, or some
    collection of other Status_{TM} bits so that "lower" priority interrupts are
     also disabled. The NestedInterrupt routine below is an example of this type.
 * /
SimpleInterrupt:
* Process the device interrupt here and clear the interupt request
* at the device. In order to do this, some registers may need to be
 * saved and restored. The coprocessor 0 state is such that an ERET
 * will simply return to the interrupted code.
 */
                               /* Return to interrupted code */
   eret
NestedException:
 * Nested exceptions typically require saving the EPC and Status registers,
 * any GPRs that may be modified by the nested exception routine, disabling
```

```
* the appropriate IM bits in Status to prevent an interrupt loop, putting
* the processor in kernel mode, and re-enabling interrupts. The sample code
* below cannot cover all nuances of this processing and is intended only
* to demonstrate the concepts.
  /* Save GPRs here, and setup software context */
  k0, EPCSave /* Save in memory */
k0, C0_Status /* Get Status value */
k0, StatusSave /* Save in memory */
        k0, C0 Status
  mfc0
  sw
  li
        k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                            /\star this must include at least the IM bit \star/
                             /* for the current interrupt, and may include */
                             /* others */
  and
        k0, k0, k1
                                /* Clear bits in copy of Status */
        \verb"k0, zero, S_StatusEXL", (W_StatusKSU+W_StatusERL+W_StatusEXL)"
  ins
                                /* Clear KSU, ERL, EXL bits in k0 */
  mtc0 k0, C0 Status
                                /* Modify mask, switch to kernel mode, */
                                /* re-enable interrupts */
  /*
   * Process interrupt here, including clearing device interrupt.
   * In some environments this may be done with a thread running in
   * kernel or user mode. Such an environment is well beyond the scope of
   * this example.
   * /
* To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
  di
                            /* Disable interrupts - may not be required */
        k0, StatusSave /* Get saved Status (including EXL set) */
  lw
        k1, EPCSave
                           /* and EPC */
  7 س
  mtc0 k0, C0_Status /* Restore the original value */
                           /* and EPC */
  mtc0 k1, C0 EPC
  /* Restore GPRs and software state */
  eret
                            /* Dismiss the interrupt */
```

#### 6.1.1.2 Vectored Interrupt Mode

Vectored Interrupt mode builds on the interrupt compatibility mode by adding a priority encoder to prioritize pending interrupts and to generate a vector with which each interrupt can be directed to a dedicated handler routine. This mode also allows each interrupt to be mapped to a GPR shadow set for use by the interrupt handler. Vectored Interrupt mode is in effect if all of the following conditions are true:

- $Config3_{VInt} = 1$
- Config3 $_{VEIC} = 0$
- $IntCt_{IVS} \neq 0$
- Cause<sub>IV</sub> = 1

### • Status<sub>REV</sub> = 0

In VI interrupt mode, the six hardware interrupts are interpreted as individual hardware interrupt requests. The timer and performance counter interrupts are combined in an implementation-dependent way with the hardware interrupts (with the interrupt with which they are combined indicated by  $IntCtl_{IPTI}$  and  $IntCtl_{IPPCI}$ , respectively) to provide the appropriate relative priority of these interrupts with that of the hardware interrupts. The processor interrupt logic ANDs each of the  $Cause_{IP}$  bits with the corresponding  $Status_{IM}$  bits. If any of these values is 1, and if interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ), an interrupt is signaled and a priority encoder scans the values in the order shown in Table 6.3.

**Table 6.3 Relative Interrupt Priority for Vectored Interrupt Mode** 

Relative Priority	Interrupt Type	Interrupt Source	Interrupt Request Calculated From	Vector Number Generated by Priority Encoder
Highest Priority	Hardware	HW5	Cause <sub>IP7</sub> and Status <sub>IM7</sub>	7
		HW4	Cause <sub>IP6</sub> and Status <sub>IM6</sub>	6
		HW3	Cause <sub>IP5</sub> and Status <sub>IM5</sub>	5
		HW2	Cause <sub>IP4</sub> and Status <sub>IM4</sub>	4
		HW1	Cause <sub>IP3</sub> and Status <sub>IM3</sub>	3
		HW0	Cause <sub>IP2</sub> and Status <sub>IM2</sub>	2
	Software	SW1	Cause <sub>IP1</sub> and Status <sub>IM1</sub>	1
Lowest Priority		SW0	Cause <sub>IP0</sub> and Status <sub>IM0</sub>	0

The priority order places a relative priority on each hardware interrupt and places the software interrupts at a priority lower than all hardware interrupts. When the priority encoder finds the highest priority pending interrupt, it outputs an encoded vector number that is used in the calculation of the handler for that interrupt, as described below. This is shown pictorially in Figure 6.1.




Figure 6.1 Interrupt Generation for Vectored Interrupt Mode

Note that an interrupt request may be deasserted between the time the processor detects the interrupt request and the time that the software interrupt handler runs. The interrupt logic must latch the exception vector offset when making an interrupt request to the processor pipeline so that the exception vector offset does not change if the interrupt request is deasserted. The software interrupt handler must be prepared to handle this condition by simply returning from the interrupt via ERET.

A typical software handler for vectored interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, a vectored interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. Such a routine might look as follows:

```
NestedException:

/*

* Nested exceptions typically require saving the EPC, Status and SRSCtl registers,

* setting up the appropriate GPR shadow set for the routine, disabling

* the appropriate IM bits in Status to prevent an interrupt loop, putting

* the processor in kernel mode, and re-enabling interrupts. The sample code

* below cannot cover all nuances of this processing and is intended only

* to demonstrate the concepts.

*/

/* Use the current GPR shadow set, and setup software context */

mfc0 k0, C0 EPC /* Get restart address */
```

```
k0, EPCSave
                            /* Save in memory */
  SW
        k0, C0_Status
                           /* Get Status value */
  mfc0
         k0, StatusSave
                           /* Save in memory */
  mfc0
        k0, C0 SRSCtl
                            /* Save SRSCtl if changing shadow sets */
  SW
        k0, SRSCtlSave
  li
         k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                             /* this must include at least the IM bit */
                             /*
                                  for the current interrupt, and may include */
                                 others */
  and
        k0, k0, k1
                                /* Clear bits in copy of Status */
  /* If switching shadow sets, write new value to {\tt SRSCtl}_{\tt PSS} here */
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                /* Clear KSU, ERL, EXL bits in k0 */
                                /\star Modify mask, switch to kernel mode, \star/
  mtc0
        k0, C0 Status
                                /*
                                     re-enable interrupts */
  /*
   * If switching shadow sets, clear only KSU above, write target
   * address to EPC, and do execute an eret to clear EXL, switch
   * shadow sets, and jump to routine
   */
  /* Process interrupt here, including clearing device interrupt */
* To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
*/
                             /* Disable interrupts - may not be required */
  di
        k0, StatusSave
                            /* Get saved Status (including EXL set) */
  lw
        k1, EPCSave
                            /* and EPC */
  lw
                            /* Restore the original value */
  mtc0
        k0, C0 Status
         k0, SRSCtlSave
                            /* Get saved SRSCtl */
  lw
  mtc0
        k1, C0_EPC
                            /* and EPC */
  mtc0
        k0, C0_SRSCtl
                            /* Restore shadow sets */
                             /* Clear hazard */
  ehb
                             /* Dismiss the interrupt */
  eret
```

# 6.1.1.3 External Interrupt Controller Mode

External Interrupt Controller Mode redefines the way that the processor interrupt logic is configured to provide support for an external interrupt controller. The interrupt controller is responsible for prioritizing all interrupts, including hardware, software, timer, and performance counter interrupts, and directly supplying to the processor the vector number (and optionally the priority level) of the highest priority interrupt. EIC interrupt mode is in effect if all of the following conditions are true:

- Config3<sub>VEIC</sub> = 1
- $IntCtl_{VS} \neq 0$
- Cause<sub>IV</sub> = 1
- Status<sub>REV</sub> = 0

In EIC interrupt mode, the processor sends the state of the software interrupt requests ( $Cause_{IP1...IP0}$ ), the timer interrupt request ( $Cause_{IP1}$ ), and the performance counter interrupt request ( $Cause_{PCI}$ ) to the external interrupt controller, where it prioritizes these interrupts in a system-dependent way with other hardware interrupts. The interrupt controller can be a hard-wired logic block, or it can be configurable based on control and status registers. This allows the interrupt controller to be more specific or more general as a function of the system environment and needs.

The external interrupt controller prioritizes its interrupt requests and produces the priority level and the vector number of the highest priority interrupt to be serviced. The priority level, called the Requested Interrupt Priority Level (RIPL), is a 6-bit encoded value in the range 0..63, inclusive. A value of 0 indicates that no interrupt requests are pending. The values 1..63 represent the lowest (1) to highest (63) RIPL for the interrupt to be serviced. The interrupt controller passes this value on the 6 hardware interrupt lines, which are treated as an encoded value in EIC interrupt mode. There are several implementation options available for the vector offset:

- 1. The first option is to treat the RIPL value as the vector number for the processor.
- 2. The second option is to send a separate vector number along with the RIPL to the processor.
- 3. A third option is to send an entire vector offset along with the RIPL to the processor.

Status<sub>IPL</sub> (which overlays  $Status_{IM7..IM2}$ ) is interpreted as the Interrupt Priority Level (IPL) at which the processor is currently operating (with a value of zero indicating that no interrupt is currently being serviced). When the interrupt controller requests service for an interrupt, the processor compares RIPL with  $Status_{IPL}$  to determine if the requested interrupt has higher priority than the current IPL. If RIPL is strictly greater than  $Status_{IPL}$ , and interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ) an interrupt request is signaled to the pipeline. When the processor starts the interrupt exception, it loads RIPL into  $Cause_{RIPL}$  (which overlays  $Cause_{IP7..IP2}$ ) and signals the external interrupt controller to notify it that the request is being serviced. Because  $Cause_{RIPL}$  is only loaded by the processor when an interrupt exception is signaled, it is available to software during interrupt processing. The vector number that the EIC passes into the core is combined with the  $IntCtl_{VS}$  to determine where the interrupt service routines is located. The vector number is not stored in any software visible register. Some implementations may choose to use the RIPL as the vector number, but this is not a requirement.

In EIC interrupt mode, the external interrupt controller is also responsible for supplying the GPR shadow set number to use when servicing the interrupt. As such, the *SRSMap* register is not used in this mode, and the mapping of the vectored interrupt to a GPR shadow set is done by programming (or designing) the interrupt controller to provide the correct GPR shadow set number when an interrupt is requested. When the processor loads an interrupt request into *Cause<sub>RIPL</sub>*, it also loads the GPR shadow set number into *SRSCtl<sub>EICSS</sub>*, which is copied to *SRSCtl<sub>CSS</sub>* when the interrupt is serviced.

The operation of EIC interrupt mode is shown pictorially in Figure 6.2.




Figure 6.2 Interrupt Generation for External Interrupt Controller Interrupt Mode

The description above and Figure 6.2 show a top-level view of the protocol between the external interrupt controller and the processor. The details of the protocol are implementation-dependent, but several issues must be considered:

- If the external interrupt controller and the processor are running in different time domains, the 6-bit requested IPL bus, the vector offset and the shadow set mapping bus must be synchronized in such a way that the sampled values are correct. This may require either synchronizers, shadow latches, or other structures between the external interrupt controller and the latched values of Cause\_RIPL and SRSCtl\_EICSS, shown above.
- The external interrupt controller may dynamically change the requested IPL at whatever rate is agreed upon between it and the processor. When the processor starts an interrupt exception, it must not only latch the requested IPL, the vector offset and the shadow set mapping into the appropriate fields of the coprocessor 0 registers, it must also notify the external interrupt controller that it has started service on an interrupt. This may require some sort of pipelined protocol, or passing the requested IPL back to the external interrupt controller such that it knows which interrupt request was actually serviced.

A typical software handler for EIC interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, an EIC interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. It also need only copy  $Cause_{RIPL}$  to  $Status_{IPL}$  to prevent lower priority interrupts from interrupting the handler. Such a routine might look as follows:

```
NestedException:
* Nested exceptions typically require saving the EPC, Status, and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below cannot cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
   /* Use the current GPR shadow set, and setup software context */
          k1, C0_Cause $/\star$ Read Cause to get RIPL value \star/
   mfc0
                              /* Get restart address */
   mfc0
          k0, C0 EPC
          k1, k1, S_CauseRIPL /* Right justify RIPL field */
   srl
          k0, EPCSave
                            /* Save in memory */
   mfc0
          k0, C0 Status
                             /* Get Status value */
                             /* Save in memory */
          k0, StatusSave
          k0, k1, S_StatusIPL, 6 /* Set IPL to RIPL in copy of Status */
   ins
   mfc0
          k1, C0 SRSCtl
                             /* Save SRSCtl if changing shadow sets */
          k1, SRSCtlSave
   /* If switching shadow sets, write new value to SRSCtl<sub>PSS</sub> here */
          k0, zero, S StatusEXL, (W StatusKSU+W StatusERL+W StatusEXL)
                                  /\star Clear KSU, ERL, EXL bits in k0 \star/
   mtc0
          k0, C0_Status
                                  /* Modify IPL, switch to kernel mode, */
                                  /*
                                      re-enable interrupts */
   /*
    * If switching shadow sets, clear only KSU above, write target
    * address to EPC, and do execute an eret to clear EXL, switch
    * shadow sets, and jump to routine
   /* Process interrupt here, including clearing device interrupt */
 * The interrupt completion code is identical to that shown for VI mode above.
```

# 6.1.2 Generation of Exception Vector Offsets for Vectored Interrupts

For vectored interrupts (in either VI or EIC interrupt mode - options 1 & 2), a vector number is produced by the interrupt control logic. This number is combined with  $IntCtl_{VS}$  to create the interrupt offset, which is added to 0x200 to create the exception vector offset. For VI interrupt mode, the vector number is in the range 0..7, inclusive. For EIC interrupt mode, the vector number is in the range 1..63, inclusive (0 being the encoding for "no interrupt"). The  $IntCtl_{VS}$  field specifies the spacing between vector locations. If this value is zero (the default reset state), the vector spacing is zero and the processor reverts to Interrupt Compatibility Mode. A non-zero value enables vectored interrupts, and Table 6.4 shows the exception vector offset for a representative subset of the vector numbers and values of the  $IntCtl_{VS}$  field.

	Value of IntCtI <sub>VS</sub> Field					
Vector Number	0b00001	0b00010	0b00100	0b01000	0b10000	
0	0x0200	0x0200	0x0200	0x0200	0x0200	
1	0x0220	0x0240	0x0280	0x0300	0x0400	

**Table 6.4 Exception Vector Offsets for Vectored Interrupts** 

Table 6.4 Exception Vector Offsets for Vectored Interrupts (Continued)

	Value of IntCtl <sub>VS</sub> Field				
Vector Number	0b00001	0b00010	0b00100	0b01000	0b10000
2	0x0240	0x0280	0x0300	0x0400	0x0600
3	0x0260	0x02C0	0x0380	0x0500	0x0800
4	0x0280	0x0300	0x0400	0x0600	0x0A00
5	0x02A0	0x0340	0x0480	0x0700	0x0C00
6	0x02C0	0x0380	0x0500	0x0800	0x0E00
7	0x02E0	0x03C0	0x0580	0x0900	0x1000
		•			
		•			
61	0x09A0	0x1140	0x2080	0x3F00	0x7C00
62	0x09C0	0x1180	0x2100	0x4000	0x7E00
63	0x09E0	0x11C0	0x2180	0x4100	0x8000

The general equation for the exception vector offset for a vectored interrupt is:

```
\texttt{vectorOffset} \leftarrow \texttt{0x200} + (\texttt{vectorNumber} \times (\texttt{IntCtl}_{\texttt{VS}} \parallel \texttt{0b00000}))
```

Note that the position of the VS field within the *IntCtI* register reduces the term ( $IntCtI_{VS} \parallel 0b00000$ ) in the equation above to simply  $IntCtI_{0...0}$ .

### 6.1.2.1 Software Hazards and the Interrupt System

Software writes to certain coprocessor 0 register fields may change the conditions under which an interrupt is taken. This creates a coprocessor 0 (CP0) hazard, as described in the chapter "CP0 Hazards" on page 112. In Release 1 of the Architecture, there was no architecturally-defined method for bounding the number of instructions which would be executed after the instruction which caused the interrupt state change and before the change to the interrupt state was seen. In Release 2 of the Architecture, the EHB instruction was added, and this instruction can be used by software to clear the hazard.

Table 6.5 lists the CP0 register fields which can cause a change to the interrupt state (either enabling interrupts which were previously disabled or disabling interrupts which were previously enabled).

Table 6.5 Interrupt State Changes Made Visible by EHB

Instruction(s)	CP0 Register Written	CP0 Register Field(s) Modified
MTC0	Status	IM, IPL, ERL, EXL, IE
EI, DI	Status	IE
MTC0	Cause	IP <sub>10</sub>
MTC0	PerfCnt Control	IE
MTC0	PerfCnt Counter	Event Count

An EHB, executed after one of these fields is modified by the listed instruction, makes the change to the interrupt state visible no later than the instruction following the EHB.

In the following example, a change to the Cause<sub>IM</sub> field is made visible by an EHB:

Similarly, the effects of an DI instruction are made visible by an EHB:

# 6.2 Exceptions

Normal execution of instructions may be interrupted when an exception occurs. Such events can be generated as a by-product of instruction execution (e.g., an integer overflow caused by an add instruction or a TLB miss caused by a load instruction), or by an event not directly related to instruction execution (e.g., an external interrupt). When an exception occurs, the processor stops processing instructions, saves sufficient state to resume the interrupted instruction stream, enters Kernel Mode, and starts a software exception handler. The saved state and the address of the software exception handler are a function of both the type of exception, and the current state of the processor.

# 6.2.1 Exception Priority

Table 6.6 lists all possible exceptions, and the relative priority of each, highest to lowest.

Exception	Description	Туре
Reset	The Cold Reset signal was asserted to the processor	Asynchronous
Soft Reset	The Reset signal was asserted to the processor	Reset
Debug Single Step	An EJTAG Single Step occurred. Prioritized above other exceptions, including asynchronous exceptions, so that one can single-step into interrupt (or other asynchronous) handlers.	Synchronous Debug
Debug Interrupt	An EJTAG interrupt (EjtagBrk or DINT) was asserted.	Asynchronous
Imprecise Debug Data Break	An imprecise EJTAG data break condition was asserted.	Debug
Nonmaskable Interrupt (NMI)	The NMI signal was asserted to the processor.	Asynchronous
Machine Check	An internal inconsistency was detected by the processor.	
Interrupt	An enabled interrupt occurred.	
Deferred Watch	A watch exception, deferred because <i>EXL</i> was one when the exception was detected, was asserted after <i>EXL</i> went to zero.	
Debug Instruction Break	An EJTAG instruction break condition was asserted. Prioritized above instruction fetch exceptions to allow break on illegal instruction addresses.	Synchronous Debug

**Table 6.6 Priority of Exceptions** 

# Table 6.6 Priority of Exceptions (Continued)

Exception	Description	Туре
Watch - Instruction fetch	A watch address match was detected on an instruction fetch. Prioritized above instruction fetch exceptions to allow watch on illegal instruction addresses.	Synchronous
Address Error - Instruction fetch	A non-word-aligned address was loaded into PC.	
TLB Refill - Instruction fetch	A TLB miss occurred on an instruction fetch.	
TLB Invalid - Instruction fetch	The valid bit was zero in the TLB entry mapping the address referenced by an instruction fetch.	
TLB Execute-Inhibit	An instruction fetch matched a valid TLB entry which had the XI bit set.	
Cache Error - Instruction fetch	A cache error occurred on an instruction fetch.	
Bus Error - Instruction fetch	A bus error occurred on an instruction fetch.	
Instruction Validity Exceptions	An instruction could not be completed because it was not allowed access to the required resources, or was illegal: Coprocessor Unusable, Reserved Instruction. If both exceptions occur on the same instruction, the Coprocessor Unusable Exception takes priority over the Reserved Instruction Exception.	Synchronous
SDBBP	An EJTAG SDBBP instruction was executed.	Synchronous Debug
Execution Exception	An instruction-based exception occurred: Integer overflow, trap, system call, breakpoint, floating-point, coprocessor 2 exception.	Synchronous
Precise Debug Data Break	A precise EJTAG data break on load/store (address match only) or a data break on store (address+data match) condition was asserted. Prioritized above data fetch exceptions to allow break on illegal data addresses.	Synchronous Debug
Watch - Data access	A watch address match was detected on the address referenced by a load or store. Prioritized above data fetch exceptions to allow watch on illegal data addresses.	Synchronous
Address error - Data access	An unaligned address, or an address that was inaccessible in the current processor mode was referenced, by a load or store instruction	
TLB Refill - Data access	A TLB miss occurred on a data access	
TLB Invalid - Data access	The valid bit was zero in the TLB entry mapping the address referenced by a load or store instruction	
TLB Read-Inhibit	A data read access matched a valid TLB entry whose RI bit is set.	
TLB Modified - Data access	The dirty bit was zero in the TLB entry mapping the address referenced by a store instruction	
Cache Error - Data access	A cache error occurred on a load or store data reference	Synchronous
Bus Error - Data access	A bus error occurred on a load or store data reference	or Asynchronous

The "Type" column of Table 6.7 describes the type of exception. Table 6.8 explains the characteristics of each exception type.

**Table 6.7 Exception Type Characteristics** 

Exception Type	Characteristics
Asynchronous Reset	Denotes a reset-type exception that occurs asynchronously to instruction execution.  These exceptions always have the highest priority to guarantee that the processor can always be placed in a runnable state.
Asynchronous Debug	Denotes an EJTAG debug exception that occurs asynchronously to instruction execution. These exceptions have very high priority with respect to other exceptions because of the desire to enter Debug Mode, even in the presence of other exceptions, both asynchronous and synchronous.
Asynchronous	Denotes any other type of exception that occurs asynchronously to instruction execution. These exceptions are shown with higher priority than synchronous exceptions mainly for notational convenience. If one thinks of asynchronous exceptions as occurring between instructions, they are either the lowest priority relative to the previous instruction, or the highest priority relative to the next instruction. The ordering of the table above considers them in the second way.
Synchronous Debug	Denotes an EJTAG debug exception that occurs as a result of instruction execution, and is reported precisely with respect to the instruction that caused the exception. These exceptions are prioritized above other synchronous exceptions to allow entry to Debug Mode, even in the presence of other exceptions.
Synchronous	Denotes any other exception that occurs as a result of instruction execution, and is reported precisely with respect to the instruction that caused the exception. These exceptions tend to be prioritized below other types of exceptions, but there is a relative priority of synchronous exceptions with each other.

# 6.2.2 Exception Vector Locations

The Reset, Soft Reset, and NMI exceptions are always vectored to location 0xBFC0.0000. EJTAG Debug exceptions are vectored to location 0xBFC0.0480, or to location 0xFF20.0200 if the ProbTrap bit is zero or one, respectively, in the EJTAG\_Control\_register.

Addresses for all other exceptions are a combination of a vector offset and a vector base address. In Release 1 of the architecture, the vector base address was fixed. In Release 2 of the architecture (and subsequent releases), software is allowed to specify the vector base address via the *EBase* register for exceptions that occur when *Status*<sub>BEV</sub> equals 0. Table 6.8 gives the vector base address as a function of the exception and whether the *BEV* bit is set in the *Status* register. Table 6.9 gives the offsets from the vector base address as a function of the exception. Note that the *IV* bit in the *Cause* register causes Interrupts to use a dedicated exception vector offset, rather than the general exception vector. For implementations of Release 2 of the Architecture (and subsequent releases), Table 6.4 gives the offset from the base address in the case where Status<sub>BEV</sub> = 0 and Status<sub>BEV</sub> = 1. For implementations of Release 1 of the architecture in which Status<sub>BEV</sub> = 1, the vector offset is as if Status<sub>BEV</sub> were 0.

Table 6.10 combines these two tables into one that contains all possible vector addresses as a function of the state that can affect the vector selection. To avoid complexity in the table, the vector address value assumes that the *EBase* register, as implemented in Release 2 devices, is not changed from its reset state and that  $IntCtl_{VS}$  is 0.

In Release 2 of the Architecture (and subsequent releases), software must guarantee that *EBase*<sub>15..12</sub> contains zeros in all bit positions less than or equal to the most significant bit in the vector offset. This situation can only occur when a vector offset greater than 0xFFF is generated when an interrupt occurs with VI or EIC interrupt mode enabled. The operation of the processor is **UNDEFINED** if this condition is not met.

Because of the software restriction described in the previous paragraph, processors may combine the vector base address and the vector offset with either an add or an OR operation.

**Table 6.8 Exception Vector Base Addresses** 

	Status <sub>BEV</sub>			
Exception	0	1		
Reset, Soft Reset, NMI	0xBFC	0.0000		
EJTAG Debug (with ProbTrap = 0 in the EJTAG_Control_register)	0xBFC0	0.0480		
EJTAG Debug (with ProbTrap = 1 in the EJTAG_Control_register)	0xFF20.0200			
Cache Error	For Release 1 of the architecture: $0 \times A000.0000$ For Release 2 of the architecture: $EBase_{3130} \parallel 1 \parallel EBase_{2812} \parallel 0 \times 0000$ Note that $EBase_{3130}$ have the fixed value $0 \times 1000$	0xBFC0.0200		
Other	For Release 1 of the architecture:  0x8000.0000  For Release 2 of the architecture:  EBase <sub>3112</sub>    0x000  Note that EBase <sub>3130</sub> have the fixed value 0b10	0xBFC0.0200		

**Table 6.9 Exception Vector Offsets** 

Exception	Vector Offset
TLB Refill, $EXL = 0$	0x000
Cache error	0x100
General Exception	0x180
Interrupt, $Cause_{IV} = 1$	0x200 (In Release 2 implementations, this is the base of the vectored interrupt table when $Status_{BEV} = 0$ )
Reset, Soft Reset, NMI	None (Uses Reset Base Address)

**Table 6.10 Exception Vectors** 

					Vector
Exception	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	EJTAG ProbTrap	For Release 2 Implementations, assumes that EBase retains its reset state and that IntCtl <sub>VS</sub> = 0
Reset, Soft Reset, NMI	X	X	X	X	0xBFC0.0000

**Table 6.10 Exception Vectors (Continued)** 

					Vector
Exception	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	EJTAG ProbTrap	For Release 2 Implementations, assumes that EBase retains its reset state and that IntCtI <sub>VS</sub> = 0
EJTAG Debug	X	X	X	0	0xBFC0.0480
EJTAG Debug	X	X	X	1	0xFF20.0200
TLB Refill	0	0	X	X	0x8000.0000
TLB Refill	0	1	X	X	0x8000.0180
TLB Refill	1	0	X	X	0xBFC0.0200
TLB Refill	1	1	X	X	0xBFC0.0380
Cache Error	0	Х	X	X	0xA000.0100
Cache Error	1	Х	X	X	0xBFC0.0300
Interrupt	0	0	0	X	0x8000.0180
Interrupt	0	0	1	X	0x8000.0200
Interrupt	1	0	0	X	0xBFC0.0380
Interrupt	1	0	1	X	0xBFC0.0400
All others	0	Х	X	X	0x8000.0180
All others	1	Х	X	X	0xBFC0.0380
'x' denotes don't care					

# **6.2.3 General Exception Processing**

With the exception of Reset, Soft Reset, NMI, cache error, and EJTAG Debug exceptions, which have their own special processing as described below, exceptions have the same basic processing flow:

• If the *EXL* bit in the *Status* register is zero, the *EPC* register is loaded with the PC at which execution will be restarted and the *BD* bit is set appropriately in the *Cause* register (see Table 9.54 on page 200). The value loaded into the *EPC* register is dependent on whether the processor implements the MIPS16 ASE, and whether the instruction is in the delay slot of a branch or jump which has delay slots. Table 6.11 shows the value stored in each of the CP0 PC registers, including *EPC*. For implementations of Release 2 of the Architecture if *Status*<sub>BEV</sub> = 0, the *CSS* field in the *SRSCtl* register is copied to the *PSS* field, and the CSS value is loaded from the appropriate source.

If the *EXL* bit in the *Status* register is set, the *EPC* register is not loaded and the *BD* bit is not changed in the *Cause* register. For implementations of Release 2 of the Architecture, the *SRSCtl* register is not changed.

Table 6.11 Value Stored in EPC, ErrorEPC, or DEPC on an Exception

MIPS16 Implemented?	In Branch/Jump Delay Slot?	Value stored in EPC/ErrorEPC/DEPC
No	No	Address of the instruction
No	Yes	Address of the branch or jump instruction (PC-4)

90

Table 6.11 Value Stored in EPC, ErrorEPC, or DEPC on an Exception (Continued)

MIPS16 Implemented?	In Branch/Jump Delay Slot?	Value stored in EPC/ErrorEPC/DEPC
Yes	No	Upper 31 bits of the address of the instruction, combined with the <i>ISA Mode</i> bit
Yes	Yes	Upper 31 bits of the branch or jump instruction (PC-2 in the MIPS16 ISA Mode and PC-4 in the 32-bit ISA Mode), combined with the <i>ISA Mode</i> bit

- The CE, and ExcCode fields of the Cause registers are loaded with the values appropriate to the exception. The CE field is loaded, but not defined, for any exception type other than a coprocessor unusable exception.
- The EXL bit is set in the Status register.
- The processor is started at the exception vector.

The value loaded into *EPC* represents the restart address for the exception and need not be modified by exception handler software in the normal case. Software need not look at the *BD* bit in the *Cause* register unless it wishes to identify the address of the instruction that actually caused the exception.

Note that individual exception types may load additional information into other registers. This is noted in the description of each exception type below.

#### Operation:

```
^{\prime \star} If Status_{	ext{EXL}} is 1, all exceptions go through the general exception vector ^{\star \prime}
/* and neither EPC nor Cause<sub>BD</sub> nor SRSCtl are modified */
if Status_{EXL} = 1 then
    vectorOffset \leftarrow 0x180
else
    /st For implementations that include the MIPS16e ASE, calculate potential st/
    /* PC adjustment for exceptions in the delay slot */
    if (Config1_{CA} = 0 \& Config3_{TSA} = 0) then
        \texttt{restartPC} \leftarrow \texttt{PC}
        branchAdjust \leftarrow 4
                                      /* Possible adjustment for delay slot */
    elseif (Config1_{CA} = 1) /* MIPS16 is implemented */
        \texttt{restartPC} \leftarrow \texttt{PC}_{\texttt{31..1}} \parallel \texttt{ISAMode}
        if (ISAMode = 0) or ExtendedMIPS16Instruction
            branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
        else
            branchAdjust \leftarrow 2 /* Possible adjustment for MIPS16 delay slot */
    elseif (Config3_{\rm ISA} = 1) /* only nanoMIPS/microMIPS is implemented */
        \texttt{restartPC} \leftarrow \texttt{PC}
        if (Config3<sub>MMAR</sub> = 3) /* nanoMIPS */
            branchAdjust \leftarrow 0
        else /* microMIPS */
            branchAdjust ← BDSlotInstrSize /* Adjust for microMIPS delay slot */
    elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
        \texttt{restartPC} \, \leftarrow \, \texttt{PC}_{\texttt{31..1}} \, \parallel \, \texttt{ISAMode}
        if (ISAMode = 0)
            branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
        else
            branchAdjust ← BDSlotInstrSize/* Adjust for microMIPS delay slot */
```

```
endif
    endif
    if (Config3_{MMAR} = 3)
         InstructionInBranchDelaySlot \leftarrow 0
if InstructionInBranchDelaySlot then
         EPC ← restartPC - branchAdjust/* PC of branch/jump */
         Cause_{BD} \leftarrow 1
    else
         EPC \leftarrow restartPC
                                                   /* PC of instruction */
         \texttt{Cause}_{\texttt{BD}} \; \leftarrow \; \texttt{0}
    endif
    /* Compute vector offsets as a function of the type of exception */
    \mbox{NewShadowSet} \leftarrow \mbox{SRSCtl}_{\mbox{ESS}} \qquad \mbox{/* Assume exception, Release 2 only */}
    if ExceptionType = TLBRefill then
         vectorOffset \leftarrow 0x000
    elseif (ExceptionType = Interrupt) then
         if (Cause_{IV} = 0) then
              vectorOffset \leftarrow 0x180
         else
              if (Status_{\rm BEV} = 1) or (IntCtl_{\rm VS} = 0) then
                   vectorOffset \leftarrow 0x200
              else
                   if Config3_{VEIC} = 1 then
                       if (EIC_option1)
                            \texttt{VecNum} \leftarrow \texttt{Cause}_{\texttt{RIPL}}
                       elseif (EIC option2)
                            VecNum ← EIC_VecNum_Signal
                       endif
                       NewShadowSet \leftarrow SRSCtl_{ETCSS}
                       VecNum ← VIntPriorityEncoder()
                       \texttt{NewShadowSet} \leftarrow \texttt{SRSMap}_{\texttt{IPL}} \times_{4+3 \ldots \texttt{IPL}} \times_{4}
                   endif
                   if (EIC_option3)
                       \texttt{vectorOffset} \leftarrow \texttt{EIC\_VectorOffset\_Signal}
                   else
                       \texttt{vectorOffset} \leftarrow \texttt{0x200} + (\texttt{VecNum} \times (\texttt{IntCtl}_{\texttt{VS}} \parallel \texttt{0b00000}))
              endif /* if (Status<sub>BEV</sub> = 1) or (IntCtl<sub>VS</sub> = 0) then */
         endif /* if (Cause<sub>TV</sub> = 0) then */
    endif /* elseif (ExceptionType = Interrupt) then */
    /* Update the shadow set information for an implementation of */
    /* Release 2 of the architecture */
    if (ArchitectureRevision() \geq 2) and (SRSCtl_{\rm HSS} > 0) and (Status_{\rm BEV} = 0) then
         /* It is implementation-dependent whether this update occurs */
         /* if Status<sub>ERL</sub> = 1. */
         SRSCtl_{PSS} \leftarrow SRSCtl_{CSS}
         \texttt{SRSCtl}_{\texttt{CSS}} \leftarrow \texttt{NewShadowSet}
endif /* if Status<sub>EXL</sub> = 1 then */
Cause_{CE} \leftarrow FaultingCoprocessorNumber
Cause_{ExcCode} \leftarrow ExceptionType
\texttt{Status}_{\texttt{EXL}} \, \leftarrow \, \mathbf{1}
```

```
if Config1_{CA} = 1 then
   ISAMode \leftarrow 0
endif
if Config3_{ISA} > 1 then
   \texttt{ISAMode} \leftarrow \texttt{Config3}_{\texttt{ISAOnExc}}
endif
/* Calculate the vector base address */
if Status_{BEV} = 1 then
   vectorBase ← 0xBFC0.0200
else
    if ArchitectureRevision() \ge 2 then
       /* The fixed value of EBase_{31..30} forces the base to be in kseg0 or kseg1 */
       vectorBase \leftarrow EBase_{31..12} \parallel 0x000
       vectorBase ← 0x8000.0000
   endif
endif
/* Exception PC is the sum of vectorBase and vectorOffset. Vector */
/* offsets > 0xFFF (vectored or EIC interrupts only), require */
/st that {\tt EBase}_{15...12} have zeros in each bit position less than or st/
/* equal to the most significant bit position of the vector offset */
PC \leftarrow vectorBase_{31..30} \parallel (vectorBase_{29..0} + vectorOffset_{29..0})
                               /* No carry between bits 29 and 30 */
```

# 6.2.4 EJTAG Debug Exception

An EJTAG Debug Exception occurs when one of a number of EJTAG-related conditions is met. Refer to the EJTAG Specification for details of this exception.

#### **Entry Vector Used**

0xBFC0 0480 if the *ProbTrap* bit is zero in the *EJTAG\_Control\_register*; 0xFF20 0200 if the *ProbTrap* bit is one

# 6.2.5 Reset Exception

A Reset Exception occurs when the Cold Reset signal is asserted to the processor. This exception is not maskable. When a Reset Exception occurs, the processor performs a full reset initialization, including aborting state machines, establishing critical state, and generally placing the processor in a state in which it can execute instructions from uncached, unmapped address space. On a Reset Exception, only the following registers have defined state:

- The *Random* register is initialized to the number of TLB entries minus one. The Random register is deprecated in Release 6.
- The *Wired* register is initialized to zero.
- The Config, Config1, Config2, and Config3 registers are initialized with their boot state.
- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- Watch register enables and Performance Counter register interrupt enables are cleared.

- The *ErrorEPC* register is loaded with the restart PC, as described in Table 6.11. Note that this value may or may not be predictable if the Reset Exception was taken as the result of power being applied to the processor because PC may not have a valid value in that case. In some implementations, the value loaded into *ErrorEPC* register may not be predictable on either a Reset or Soft Reset Exception.
- PC is loaded with 0xBFC0 0000.

#### Cause Register ExcCode Value

None

#### Additional State Saved

None

### **Entry Vector Used**

Reset (0xBFC0 0000)

## Operation

```
\texttt{Random} \leftarrow \texttt{TLBEntries} - 1
PageMask_{MaskX} \leftarrow 0
                                             # 1KB page support implemented
PageGrain_{ESP} \leftarrow 0
                                             # 1KB page support implemented
Wired \leftarrow 0
HWREna \leftarrow 0
EntryHi_{VPN2X} \leftarrow 0
                                             # 1KB page support implemented
                                              # This bit becomes reserved in Release 6
Status_{RP} \leftarrow 0
Status_{BEV} \leftarrow 1
Status_{TS} \leftarrow 0
                                               # This bit becomes reserved in Release 6
Status_{SR} \leftarrow 0
\texttt{Status}_{\texttt{NMI}} \; \leftarrow \; \texttt{0}
\texttt{Status}_{\texttt{ERL}} \, \leftarrow \, \mathbf{1}
\texttt{IntCtl}_{\texttt{VS}} \; \leftarrow \; \texttt{0}
\texttt{SRSCtl}_{\texttt{HSS}} \leftarrow \texttt{HighestImplementedShadowSet}
SRSCtl_{ESS} \leftarrow 0
SRSCtl_{PSS} \leftarrow 0
SRSCtl_{CSS} \leftarrow 0
SRSMap \leftarrow 0
\texttt{Cause}_{\texttt{DC}} \; \leftarrow \; \texttt{0}
EBase_{ExceptionBase} \leftarrow 0
\texttt{Config} \leftarrow \texttt{ConfigurationState}
\texttt{Config}_{\texttt{K0}} \, \leftarrow \, 2
                                               # Suggested - see Config register description
\texttt{Config1} \leftarrow \texttt{ConfigurationState}
\texttt{Config2} \leftarrow \texttt{ConfigurationState}
\texttt{Config3} \leftarrow \texttt{ConfigurationState}
                                               # For all implemented Watch registers
WatchLo[n]_I \leftarrow 0
                                               # For all implemented Watch registers
WatchLo[n]_R \leftarrow 0
WatchLo[n]_W \leftarrow 0
                                              # For all implemented Watch registers
PerfCnt.Control[n]_{IE} \leftarrow 0
                                            # For all implemented PerfCnt registers
if ( Config1_{CA} = 0 \& Config3_{ISA} = 0) then
     \texttt{restartPC} \leftarrow \texttt{PC}
     branchAdjust \leftarrow 4
                                         # Possible adjustment for delay slot
elseif ( Config1_{CA} = 1 ) then /* MIPS16 implemented */
     \texttt{restartPC} \leftarrow \texttt{PC}_{\texttt{31..1}} \parallel \texttt{ISAMode}
     if (ISAMode = 0) or ExtendedMIPS16Instruction
          branchAdjust \leftarrow 4  # Possible adjustment for 32-bit MIPS delay slot
     else
          branchAdjust \leftarrow 2  # Possible adjustment for MIPS16e delay slot
```

```
endif
    ISAMode \leftarrow 0
elseif (Config3_{\rm ISA} = 1) /* only nanoMIPS/microMIPS is implemented */
   restartPC \leftarrow PC
   if (Config3<sub>MMAR</sub> = 3) /* nanoMIPS */
       branchAdjust \leftarrow 0
   else /* microMIPS */
       branchAdjust ← BDSlotInstrSize /* Adjust for microMIPS delay slot */
elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
   \texttt{restartPC} \leftarrow \texttt{PC}_{\texttt{31..1}} \parallel \texttt{ISAMode}
   if (ISAMode = 0)
       branchAdjust \leftarrow 4
                             /* Possible adjustment for 32-bit MIPS delay slot */
    else
       branchAdjust ← BDSlotInstrSize/* Adjust for microMIPS delay slot */
    ISAMode \leftarrow Config3_{ISA} == 3
endif
if (Config3_{MMAR} = 3)
    InstructionInBranchDelaySlot \leftarrow 0
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC - branchAdjust # PC of branch/jump
else
   ErrorEPC ← restartPC # PC of instruction
endif
PC ← 0xBFC0 0000
```

# 6.2.6 Soft Reset Exception

A Soft Reset Exception occurs when the Reset signal is asserted to the processor. It is implementation-dependent whether Soft Reset is implemented. If the Soft Reset Exception is not implemented, the Reset Exception should be used instead. This exception is not maskable. When a Soft Reset Exception occurs, the processor performs a subset of the full reset initialization. Although a Soft Reset Exception does not unnecessarily change the state of the processor, it may be forced to do so in order to place the processor in a state in which it can execute instructions from uncached, unmapped address space. Since bus, cache, or other operations may be interrupted, portions of the cache, memory, or other processor state may be inconsistent.

The primary difference between the Reset and Soft Reset Exceptions is in actual use. The Reset Exception is typically used to initialize the processor on power-up, while the Soft Reset Exception is typically used to recover from a non-responsive (hung) processor. The semantic difference is provided to allow boot software to save critical coprocessor 0 or other register state to assist in debugging the potential problem. As such, the processor may reset the same state when either reset signal is asserted, but the interpretation of any state saved by software may be very different.

In addition to any hardware initialization required, the following state is established on a Soft Reset Exception:

- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- Watch register enables and Performance Counter register interrupt enables are cleared.
- The ErrorEPC register is loaded with the restart PC, as described in Table 6.11.
- PC is loaded with 0xBFC0 0000.

#### Cause Register ExcCode Value

None

#### **Additional State Saved**

None

#### **Entry Vector Used**

Reset (0xBFC0 0000)

### Operation

```
\texttt{PageMask}_{\texttt{MaskX}} \leftarrow \texttt{0}
                                     # 1KB page support implemented
PageGrain_{ESP} \leftarrow 0
                                     # 1KB page support implemented
EntryHi_{VPN2X} \leftarrow 0
                                      # 1KB page support implemented
Config_{K0} \leftarrow 2
                                      # Suggested - see Config register description
                                      # This bit becomes reserved in Release 6
Status_{RP} \leftarrow 0
Status_{BEV} \leftarrow 1
                                      # This bit becomes reserved in Release 6
Status_{TS} \leftarrow 0
\mathsf{Status}_{\mathsf{SR}} \, \leftarrow \, \mathsf{1}
\texttt{Status}_{\texttt{NMI}} \; \leftarrow \; \texttt{0}
\texttt{Status}_{\texttt{ERL}} \, \leftarrow \, \mathbf{1}
\texttt{WatchLo[n]}_{\texttt{T}} \leftarrow \texttt{0}
                                     # For all implemented Watch registers
                                     # For all implemented Watch registers
WatchLo[n]_R \leftarrow 0
WatchLo[n]_W \leftarrow 0
                                      # For all implemented Watch registers
if (Config1_{CA} = 0 \& Config3_{ISA} = 0)then
    \texttt{restartPC} \, \leftarrow \, \texttt{PC}
    branchAdjust \leftarrow 4
                                  # Possible adjustment for delay slot
\texttt{elseif (Config1}_{\texttt{CA}} \; \texttt{= 1) then} \\
    \texttt{restartPC} \leftarrow \texttt{PC}_{\texttt{31..1}} \ | \ | \ \texttt{ISAMode}
    if (ISAMode = 0) or ExtendedMIPS16Instruction
        branchAdjust \leftarrow 4 # Possible adjustment for 32-bit MIPS delay slot
        branchAdjust \leftarrow 2  # Possible adjustment for MIPS16e delay slot
    endif
    ISAMode \leftarrow 0
elseif (Config3_{\text{TSA}} = 1) /* only nanoMIPS/microMIPS is implemented */
    restartPC \leftarrow PC
    if (Config3_{MMAR} = 3) /* nanoMIPS */
        branchAdjust \leftarrow 0
    else /* microMIPS */
        branchAdjust \leftarrow BDSlotInstrSize /* Adjust for microMIPS delay slot */
    endif
elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
    restartPC \leftarrow PC<sub>31..1</sub> || ISAMode
    if (ISAMode = 0)
        branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
        branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
    endif
    ISAMode \leftarrow Config3_{ISA} == 3
if (Config3_{MMAR} = 3)
    InstructionInBranchDelaySlot \leftarrow 0
endif
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC - branchAdjust # PC of branch/jump
```

# 6.2.7 Non Maskable Interrupt (NMI) Exception

A non maskable interrupt exception occurs when the NMI signal is asserted to the processor. It is implementation-dependent whether the NMI exception is implemented. However, several embedded operating systems make use of the NMI exception, so its implementation is strongly recommended.

Although described as an interrupt, it is more correctly described as an exception because it is not maskable. An NMI occurs only at instruction boundaries, so does not do any reset or other hardware initialization. The state of the cache, memory, and other processor state is consistent and all registers are preserved, with the following exceptions:

- The BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The ErrorEPC register is loaded with restart PC, as described in Table 6.11.
- PC is loaded with 0xBFC0 0000.

#### Cause Register ExcCode Value

None

#### **Additional State Saved**

None

### **Entry Vector Used**

Reset (0xBFC0 0000)

#### Operation

```
Status_{BEV} \leftarrow 1
\texttt{Status}_{\texttt{TS}} \; \leftarrow \; \mathbf{0}
                                                  # This bit becomes reserved in Release 6
\texttt{Status}_{\texttt{SR}} \; \leftarrow \; \texttt{0}
Status_{NMI} \leftarrow 1
Status_{ERL} \leftarrow 1
if (Config1_{CA} = 0 \& Config3_{ISA} = 0) then
    restartPC \leftarrow PC
    branchAdjust \leftarrow 4
                                    # Possible adjustment for delay slot
elseif ( {\tt Config1_{CA}} = 1) then /* MIPS16 is implemented */
    restartPC \leftarrow PC<sub>31..1</sub> | ISAMode
    if (ISAMode = 0) or ExtendedMIPS16Instruction
        branchAdjust ← 4  # Possible adjustment for 32-bit MIPS delay slot
    else
        branchAdjust ← 2  # Possible adjustment for MIPS16e delay slot
    endif
    \texttt{ISAMode} \leftarrow \texttt{0}
elseif (Config3<sub>TSA</sub> = 1) /* only nanoMIPS/microMIPS is implemented */
    \texttt{restartPC} \leftarrow \texttt{PC}
    if (Config3<sub>MMAR</sub> = 3) /* nanoMIPS */
        branchAdjust \leftarrow 0
    else /* microMIPS */
        branchAdjust ← BDSlotInstrSize /* Adjust for microMIPS delay slot */
    endif
```

```
elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
   restartPC \leftarrow PC<sub>31..1</sub> || ISAMode
   if (ISAMode = 0)
       branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
   else
       branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
   endif
   ISAMode \leftarrow Config3_{ISA} == 3
if (Config3_{MMAR} = 3)
   InstructionInBranchDelaySlot \leftarrow 0
endif
if InstructionInBranchDelaySlot then
   ErrorEPC ← restartPC - branchAdjust # PC of branch/jump
   ErrorEPC ← restartPC # PC of instruction
endif
PC ← 0xBFC0 0000
```

# 6.2.8 Machine Check Exception

A machine check exception occurs when the processor detects an internal inconsistency. It is implementation-dependent whether the Machine Check Exception is implemented. If no internal consistency checking is performed by the processor, the Machine Check Exception need not be implemented.

The following conditions cause a machine check exception:

• Detection of multiple matching entries in the TLB in a TLB-based MMU. It is implementation-dependent whether this condition is detected on the TLB write that creates multiple matching entries, or on a reference that detects them. In either case, the TS bit in the *Status* register is set to indicate this condition. It is implementation-dependent whether this condition can be corrected in the software exception handler, perhaps by flushing the entire TLB. If the condition can be corrected, software must clear this bit before resuming normal operation.

If the condition is detected during a TLB write, processors should attempt to preserve the entry already in the TLB, if possible, as that provides the most information for software debug of the problem.

• If the Hardware Page Table Walker feature is implemented and the Directory-level Huge page feature is supported and the Dual Page method is also supported, and if the first accessed PTE entry has PTEVld bit set and the second accessed PTE entry has PTEVld bit clear. It is implementation-dependent whether this condition is detected by the Hardware Page Table Walker facility.

#### Cause Register ExcCode Value

MCheck (See Table 9.55 on page 203)

### **Additional State Saved**

Depends on the condition that caused the exception. See the descriptions above.

If there are multiple causes for the machine check exception, then the *PageGrain*<sub>MCCause</sub> register field is used to distinguish which condition caused the exception.

### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.9 Address Error Exception

An address error exception occurs under the following circumstances:

- An instruction is fetched from an address that is not naturally aligned. For a fixed-length MIPS ISA the alignment is 32-bit, for a variable-length MIPS ISA the alignment is 16-bit.
- A load or store word instruction is executed in which the address is not aligned on a word boundary.
- A load or store halfword instruction is executed in which the address is not aligned on a halfword boundary.
- A reference is made to a kernel address space from User Mode or Supervisor Mode.
- A reference is made to a supervisor address space from User Mode.

Release 6 supports misaligned load/store handling. Whether an Address Error is generated is implementation-dependent, as described in Appendix B of *Volume I-A* of the MIPS Architecture documentation set.

Note that in the case of an instruction fetch that is not aligned on a word boundary, the PC is updated before the condition is detected. Therefore, both *EPC* and *BadVAddr* point at the unaligned instruction address.

### Cause Register ExcCode Value

AdEL: Reference was a load or an instruction fetch

AdES: Reference was a store See Table 9.55 on page 203.

#### **Additional State Saved**

Register State	Value		
BadVAddr	failing address		
Context <sub>VPN2</sub>	UNPREDICTABLE		
EntryHi <sub>VPN2</sub>	UNPREDICTABLE		
EntryLo0	UNPREDICTABLE		
EntryLo1	UNPREDICTABLE		

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.10 TLB Refill Exception

A TLB Refill exception occurs in a TLB-based MMU when no TLB entry matches a reference to a mapped address space and the *EXL* bit is zero in the *Status* register. Note that this is distinct from the case in which an entry matches but has the valid bit off, in which case a TLB Invalid exception occurs.

### Cause Register ExcCode Value

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store

See Table 9.55 on page 203.

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>31,13</sub> of the failing address
EntryHi	The <i>VPN2</i> field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used**

- TLB Refill vector (offset 0x000) if  $Status_{EXL} = 0$  at the time of exception.
- General exception vector (offset 0x180) if  $Status_{EXL} = 1$  at the time of exception

# 6.2.11 Execute-Inhibit Exception

An Execute-Inhibit exception occurs when the virtual address of an instruction fetch matches a TLB entry whose XI bit is set. This exception type can only occur if the XI bit is implemented within the TLB and is enabled, this is denoted by the PageGrain<sub>XIE</sub> bit.

# Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IEC} == 1 \text{ TLBXI}$ 

See Table 9.55 on page 203.

# Additional State Saved

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context reg-
	ister corresponding to the set bits of the <i>VirtualIndex</i> field of the <i>ContextConfig</i> register are loaded with the high-order bits of the virtual address that missed.
	If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field con-
	tains VA <sub>3113</sub> of the failing address

Register State	Value
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

# **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.12 Read-Inhibit Exception

An Read-Inhibit exception occurs when the virtual address of a memory load reference matches a TLB entry whose RI bit is set. This exception type can only occur if the RI bit is implemented within the TLB and is enabled, this is denoted by the *PageGrain*<sub>RIE</sub> bit. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

### Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IEC} == 1$  TLBRI

See Table 9.55 on page 203.

#### Additional State Saved

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>31,13</sub> of the failing address
EntryHi	The VPN2 field contains VA <sub>31, 13</sub> of the failing address; the
,	ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.13 TLB Invalid Exception

A TLB invalid exception occurs when a TLB entry matches a reference to a mapped address space, but the matched entry has the valid bit off.

Note that the condition in which no TLB entry matches a reference to a mapped address space and the EXL bit is one in the Status register is indistinguishable from a TLB Invalid Exception, in the sense that both use the general excep-

tion vector and supply an ExcCode value of TLBL or TLBS. The only way to distinguish these two cases is by probing the TLB for a matching entry (using TLBP).

If the RI and XI bits are implemented within the TLB and the *PageGrain<sub>IEC</sub>* bit is clear, then this exception also occurs if a valid, matching TLB entry is found with the RI bit set on a memory load reference, or with the XI bit set on an instruction fetch memory reference. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

### Cause Register ExcCode Value

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store See Table 9.54 on page 200.

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>31,13</sub> of the failing address
EntryHi	The <i>VPN2</i> field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.14 TLB Modified Exception

A TLB modified exception occurs on a *store* reference to a mapped address when the matching TLB entry is valid, but the entry's *D* bit is zero, indicating that the page is not writable.

#### Cause Register ExcCode Value

Mod (See Table 9.54 on page 200)

#### **Additional State Saved**

Register State		Value	
BadVAddr	Failing address		_

Register State	Value
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the $BadVPN2$ field contains $VA_{3113}$ of the failing address
EntryHi	The <i>VPN2</i> field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.15 Cache Error Exception

A cache error exception occurs when an instruction or data reference detects a cache tag or data error, or a parity or ECC error is detected on the system bus when a cache miss occurs. This exception is not maskable. Because the error was in a cache, the exception vector is to an unmapped, uncached address. It is implementation-dependent whether a cache error exception resulting from an access to the data cache is reported precisely with respect to the instruction that caused the cache error.

#### Cause Register ExcCode Value

N/A

#### **Additional State Saved**

Register State	Value
CacheErr	Error state
ErrorEPC	Restart PC

### **Entry Vector Used**

Cache error vector (offset 0x100)

#### Operation

```
ISAMode \leftarrow 0
elseif (Config3<sub>TSA</sub> = 1) /* only nanoMIPS/microMIPS is implemented */
    restartPC \leftarrow PC
    if (Config3<sub>MMAR</sub> = 3) /* nanoMIPS */
        branchAdjust \leftarrow 0
    else /* microMIPS */
        branchAdjust ← BDSlotInstrSize /* Adjust for microMIPS delay slot */
    endif
elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
    \texttt{restartPC} \leftarrow \texttt{PC}_{\texttt{31..1}} \parallel \texttt{ISAMode}
    if (ISAMode = 0)
        branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
    else
        branchAdjust ← BDSlotInstrSize/* Adjust for microMIPS delay slot */
    ISAMode \leftarrow Config3<sub>ISA</sub> ==3
if (Config3_{MMAR} = 3)
    InstructionInBranchDelaySlot \leftarrow 0
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC - branchAdjust # PC of branch/jump
else
    ErrorEPC ← restartPC # PC of instruction
endif
if Status_{BEV} = 1 then
    PC \leftarrow 0xBFC0 0200 + 0x100
    if ArchitectureRevision() ≥ 2 then
        /\star The fixed value of \mathrm{EBase}_{\mathrm{31..30}} and bit 29 forced to a 1 puts the \star/
        /* vector in kseg1 */
        PC \leftarrow EBase_{31..30} \parallel 1 \parallel EBase_{28..12} \parallel 0x100
        PC \leftarrow 0xA000 0000 + 0x100
    endif
endif
```

# 6.2.16 Bus Error Exception

A bus error occurs when an instruction, data, or prefetch access makes a bus request (due to a cache miss or an uncacheable reference) and that request is terminated in an error. Note that parity errors detected during bus transactions are reported as cache error exceptions, not bus error exceptions. It is implementation-dependent whether a data bus error exception is reported precisely with respect to the instruction that caused the bus error.

#### Cause Register ExcCode Value

IBE: Error on an instruction reference

DBE: Error on a data reference

See Table 9.55 on page 203.

#### Additional State Saved

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.17 Integer Overflow Exception

An integer overflow exception occurs when selected integer instructions result in a 2's complement overflow.

### Cause Register ExcCode Value

Ov (See Table 9.55 on page 203)

### **Additional State Saved**

None

### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.18 Trap Exception

A trap exception occurs when a trap instruction results in a TRUE value.

### Cause Register ExcCode Value

Tr (See Table 9.55 on page 203)

# **Additional State Saved**

None

### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.19 System Call Exception

A system call exception occurs when a SYSCALL instruction is executed.

## Cause Register ExcCode Value

Sys (See Table 9.54 on page 200)

#### Additional State Saved

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.20 Breakpoint Exception

A breakpoint exception occurs when a BREAK instruction is executed.

# Cause Register ExcCode Value

Bp (See Table 9.55 on page 203)

### **Additional State Saved**

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# **6.2.21 Reserved Instruction Exception**

A Reserved Instruction Exception occurs if any of the following conditions is true:

- An instruction was executed that specifies an encoding of the opcode field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (Module/ASE).
- An instruction was executed that specifies a *SPECIAL* opcode encoding of the function field that is flagged with "\*" (reserved), or "β" (higher-order ISA).
- An instruction was executed that specifies a REGIMM opcode encoding of the rt field that is flagged with "\*"
  (reserved).
- An instruction was executed that specifies an unimplemented *SPECIAL2* opcode encoding of the function field that is flagged with an unimplemented "θ" (partner available), or an unimplemented "σ" (EJTAG).
- An instruction was executed that specifies a *COPz* opcode encoding of the rs field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (Module/ASE), assuming that access to the coprocessor is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead. For the *COP1* opcode, some implementations of previous ISAs reported this case as a Floating-Point Exception, setting the Unimplemented Operation bit in the Cause field of the *FCSR* register.
- An instruction was executed that specifies an unimplemented *COP0* opcode encoding of the function field when rs is *CO* that is flagged with "\*" (reserved), or an unimplemented "σ" (EJTAG), assuming that access to coprocessor 0 is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead.
- An instruction was executed that specifies a COP1 opcode encoding of the function field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (Module/ASE), assuming that access to coprocessor 1 is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead. Some implementations of previous ISAs reported this case as a Floating-Point Exception, setting the Unimplemented Operation bit in the Cause field of the FCSR register.

#### Cause Register ExcCode Value

RI (See Table 9.55 on page 203)

Additional State Saved

None

**Entry Vector Used** 

General exception vector (offset 0x180)

## 6.2.22 Coprocessor Unusable Exception

A coprocessor unusable exception occurs if any of the following conditions is true:

• A COP0 or Cache instruction was executed while the processor was running in a mode other than Debug Mode or Kernel Mode, and the *CU0* bit in the *Status* register was a zero

- A COP1, COP1X,LWC1, SWC1, LDC1, SDC1 or MOVCI (Special opcode function field encoding) instruction was executed and the *CU1* bit in the *Status* register was a zero.
- A COP2, LWC2, SWC2, LDC2, or SDC2 instruction was executed, and the *CU2* bit in the *Status* register was a zero. COP2 instructions include MFC2, DMFC2, CFC2, MFHC2, MTC2, DMTC2, CTC2, MTHC2.

NOTE: In Release 2 of the MIPS32 Architecture, the use of COP3 as a user-defined coprocessor has been removed. The use of COP3 is reserved for the future extension of the architecture.

### Cause Register ExcCode Value

CpU (See Table 9.54 on page 200)

### **Additional State Saved**

Register State	Value
Cause <sub>CE</sub>	unit number of the coprocessor being referenced

### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.23 Floating-Point Exception

A floating-point exception is initiated by the floating-point coprocessor to signal a floating-point exception.

### **Register ExcCode Value**

FPE (See Table 9.54 on page 200)

#### **Additional State Saved**

Register State	Value
FCSR	indicates the cause of the floating-point exception

### **Entry Vector Used**

General exception vector (offset 0x180)

### 6.2.24 Coprocessor 2 Exception

A coprocessor 2 exception is initiated by coprocessor 2 to signal a precise coprocessor 2 exception.

### Register ExcCode Value

C2E (See Table 9.54 on page 200)

#### **Additional State Saved**

Defined by the coprocessor

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.25 Watch Exception

The watch facility provides a software debugging vehicle by initiating a watch exception when an instruction or data reference matches the address information stored in the *WatchHi* and *WatchLo* registers. A watch exception is taken immediately if the *EXL* and *ERL* bits of the *Status* register are both zero. If either bit is a one at the time that a watch exception would normally be taken, the *WP* bit in the *Cause* register is set, and the exception is deferred until both the *EXL* and *ERL* bits in the *Status* register are zero. Software may use the *WP* bit in the *Cause* register to determine if the *EPC* register points at the instruction that caused the watch exception, or if the exception actually occurred while in kernel mode.

If the *EXL* or *ERL* bits are one in the *Status* register and a single instruction generates both a watch exception (which is deferred by the state of the *EXL* and *ERL* bits) and a lower-priority exception, the lower priority exception is taken. It is implementation-dependent whether the *WP* bit is set in this case. The preferred implementation is to set the *WP* bit only if the instruction completes with no other exception.

Watch exceptions are never taken if the processor is executing in Debug Mode. Should a watch register match while the processor is in Debug Mode, the exception is inhibited and the *WP* bit is not changed.

It is implementation-dependent whether a data watch exception is triggered by a prefetch or cache instruction whose address matches the *Watch* register address match conditions. The preferred implementation is not to match on these instructions. A watch triggered by a SC instruction does so even if the store would not complete because the *LL* bit is zero.

#### Register ExcCode Value

WATCH (See Table 9.54 on page 200)

#### Additional State Saved

Register State	Value
Cause <sub>WP</sub>	Indicates that the watch exception was deferred until after both $Status_{EXL}$ and $Status_{ERL}$ were zero. This bit directly causes a watch exception, so software must clear this bit as part of the exception handler to prevent a watch exception loop at the end of the current handler execution.

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.26 Interrupt Exception

The interrupt exception occurs when an enabled request for interrupt service is made. See Section 6.1 on page 74 for more information.

#### **Register ExcCode Value**

Int (See Table 9.55 on page 203)

### **Additional State Saved**

Register State	Value
Cause <sub>TP</sub>	indicates the interrupts that are pending.

## **Entry Vector Used**

General exception vector (offset 0x180) if the *IV* bit in the *Cause* register is zero.

Interrupt vector (offset 0x200) if the *IV* bit in the *Cause* register is one.

# **GPR Shadow Registers**

The capability in this chapter is targeted at removing the need to save and restore GPRs on entry to high priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to Kernel Mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is implementation-dependent and may range from one (the normal GPRs) to an architectural maximum of 16. The highest number actually implemented is indicated by the SRSCtl<sub>HSS</sub> field, and all shadow sets between 0 and SRSCtl<sub>HSS</sub>, inclusive must be implemented. If this field is zero, only the normal GPRs are implemented.

### 7.1 Introduction to Shadow Sets

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to Kernel Mode via an interrupt or exception. Once a shadow set is bound to a Kernel Mode entry condition, reference to GPRs work exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode. The RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the SRSCtt register provides the number of the current shadow register set, and the PSS field of the SRSCtt register provides the number of the previous shadow register set (that which was current before the last exception or interrupt occurred).

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific shadow set is provided by the external interrupt controller, and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the ESS field of the *SRSCtl* register. When an exception or interrupt occurs, the value of SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>, and SRSCtl<sub>CSS</sub> is set to the value taken from the appropriate source. On an ERET, the value of SRSCtl<sub>PSS</sub> is copied back into SRSCtl<sub>CSS</sub> to restore the shadow set of the mode to which control returns. More precisely, the rules for updating the fields in the *SRSCtl* register on an interrupt or exception are as follows:

- 1. No field in the SRSCt/ register is updated if any of the following conditions are true. In this case, steps 2 and 3 are skipped.
  - The exception is one that sets  $Status_{ERL}$ : NMI or cache error.
  - The exception causes entry into EJTAG Debug Mode
  - Status<sub>REV</sub> = 1

- Status<sub>EXL</sub> = 1
- 2. SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>
- 3. SRSCtl<sub>CSS</sub> is updated from one of the following sources:
  - The appropriate field of the *SRSMap* register, based on IPL, if the exception is an interrupt, Cause<sub>IV</sub> = 1, IntCtl<sub>VSS</sub> ≠ 0, *Config3<sub>VEIC</sub>* = 0, and *Config3<sub>VInt</sub>* = 1. These are the conditions for a vectored interrupt.
  - The EICSS field of the SRSCtl register if the exception is an interrupt, Cause<sub>IV</sub> = 1, IntCtl<sub>VSS</sub> ≠ 0, and Config3<sub>VEIC</sub> = 1. These are the conditions for a vectored EIC interrupt.
  - The ESS field of the SRSCtl register in any other case. This is the condition for a non-interrupt exception, or a non-vectored interrupt.

Similarly, the rules for updating the fields in the SRSCtl register at the end of an exception or interrupt are as follows:

- 1. No field in the SRSCtl register is updated if any of the following conditions is true. In this case, step 2 is skipped.
  - A DERET is executed
  - An ERET is executed with  $Status_{ERL} = 1$  or  $Status_{BEV} = 1$
- SRSCtl<sub>PSS</sub> is copied to SRSCtl<sub>CSS</sub>

These rules have the effect of preserving the SRSCtl register in any case of a nested exception or one which occurs before the processor has been fully initialize ( $Status_{BEV} = 1$ ).

Privileged software may switch the current shadow set by writing a new value into SRSCtl<sub>PSS</sub>, loading *EPC* with a target address, and doing an ERET.

# 7.2 Support Instructions

**Table 7.1 Instructions Supporting Shadow Sets** 

Mnemonic	Function	MIPS64 Only?
RDPGPR	Read GPR From Previous Shadow Set	No
WRPGPR	Write GPR to Shadow Set	No

# **CP0 Hazards**

## 8.1 Introduction

Because resources controlled via Coprocessor 0 affect the operation of various pipeline stages of a MIPS32 or nano/microMIPS32 processor, manipulation of these resources may produce results that are not detectable by subsequent instructions for some number of execution cycles. When no hardware interlock exists between one instruction that causes an effect that is visible to a second instruction, a *CP0 hazard* exists.

In Release 1 of the MIPS32® Architecture, CP0 hazards were relegated to implementation-dependent cycle-based solutions, primarily based on the SSNOP instruction. Since that time, it has become clear that this is an insufficient and error-prone practice that must be addressed with a firm compact between hardware and software. As such, new instructions have been added to Release 2 of the architecture which act as explicit barriers that eliminate hazards. To the extent that it was possible to do so, the new instructions have been added in such a way that they are backward-compatible with existing MIPS processors.

# 8.2 Types of Hazards

In privileged software, there are two different types of hazards: execution hazards and instruction hazards. Both are defined below.

Implementations using Release 1 of the architecture should refer to their Implementation documentation for the required instruction "spacing" that is required to eliminate these hazards.

Note that, for superscalar MIPS implementations, the number of instructions issued per cycle may be greater than one, and thus that the duration of the hazard in instructions may be greater than the duration in cycles. It is for this reason that MIPS32 Release 1 defines the SSNOP instruction to convert instruction issues to cycles in a superscalar design.

#### 8.2.1 Possible Execution Hazards

Execution hazards are those created by the execution of one instruction, and seen by the execution of another instruction. Table 8.1 lists the possible execution hazards that might exist when there are no hardware interlocks.

 Producer
 →
 Consumer
 Hazard On

  $Hazards \ Related \ to \ the \ TLB$  

 MTC0
 →
 TLBR, TLBWI, TLBWI, TLBWR
 EntryHi

**Table 8.1 Possible Execution Hazards** 

**Table 8.1 Possible Execution Hazards (Continued)** 

Producer	$\rightarrow$	Consumer	Hazard On
MTC0	$\rightarrow$	TLBWI, TLBWR	EntryLo0, EntryLo1, Index, PageMask, PageGrain
MTCO	$\rightarrow$	TLBWR	Wired
MTC0	$\rightarrow$	TLBP, Load or Store Instruction	EntryHi <sub>ASID</sub>
MTC0	$\rightarrow$	Load/store affected by new state	EntryHi <sub>ASID</sub> , WatchHi, WatchLo, Config
TLBP	$\rightarrow$	MFC0, TLBWI	Index
TLBR	$\rightarrow$	MFC0	EntryHi, EntryLo0, EntryLo1, PageMask
TLBWI, TLBWR	$\rightarrow$	TLBP, TLBR, Load/store using new TLB entry	TLB entry
Hazards Related to Excep	tions or Inte	errupts	
MTC0	$\rightarrow$	Coprocessor instruction execution depends on the new value of Status <sub>CU</sub>	Status <sub>CU</sub>
MTC0	$\rightarrow$	ERET	DEPC, EPC, ErrorEPC, Status
MTC0	$\rightarrow$	Interrupted Instruction	Cause <sub>IP</sub> , Cause <sub>IV</sub> Compare, Count, PerfCnt Control <sub>IE</sub> , PerfCnt Counter, Status <sub>IE</sub> , Status <sub>IM</sub> EBase SRSCtl SRSMap
EI, DI	$\rightarrow$	Interrupted Instruction	Status <sub>IE</sub> , Status <sub>IM</sub>
Other Hazards		<u>I</u>	
LL	$\rightarrow$	MFC0	LLAddr
MTC0	$\rightarrow$	CACHE	PageGrain
CACHE	$\rightarrow$	MFC0	TagLo

**Table 8.1 Possible Execution Hazards (Continued)** 

Producer	$\rightarrow$	Consumer	Hazard On
MTC0	$\rightarrow$	MFC0	any CoProcessor 0 register

## 8.2.2 Possible Instruction Hazards

Instruction hazards are those created by the execution of one instruction, and seen by the instruction fetch of another instruction. Table 8.2 lists the possible instruction hazards when there are no hardware interlocks.

**Table 8.2 Possible Instruction Hazards** 

Producer	$\rightarrow$	Consumer	Hazard On				
Hazards Related to the TLB							
MTC0	$\rightarrow$	Instruction fetch seeing the new value	EntryHi <sub>ASID</sub> , WatchHi, WatchLo Config				
MTC0	$\rightarrow$	Instruction fetch seeing the new value (including a change to ERL followed by an instruction fetch from the useg segment)	Status				
TLBWI, TLBWR	$\rightarrow$	Instruction fetch using new TLB entry	TLB entry				
Hazards Related to Entry	Writin	g the Instruction Stream or Modifying an In	nstruction Cache				
Instruction stream writes	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries				
CACHE	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries				
Other Hazards							
MTC0	$\rightarrow$	RDPGPR WRPGPR	SRSCtl <sub>PSS</sub> <sup>1</sup>				

<sup>1.</sup> This is not precisely a hazard on the instruction fetch. Rather it is a hazard on a modification to the previous GPR context field, followed by a previous-context reference to the GPRs. It is considered an instruction hazard rather than an execution hazard because some implementation may require that the previous GPR context be established early in the pipeline, and execution hazards are not meant to cover this case.

# 8.3 Hazard Clearing Instructions and Events

Table 8.3 lists the instructions designed to eliminate hazards.

**Table 8.3 Hazard Clearing Instructions** 

Mnemonic	Function	Supported Architecture
DERET	Clear both execution and instruction hazards	EJTAG

Mnemonic	Function	Supported Architecture
ЕНВ	Clear execution hazard	Release 2 onwards
ERET	Clear both execution and instruction hazards	All
IRET	Clear both execution and instruction hazards when not chaining to another interrupt	MCU ASE
JALR.HB	Clear both execution and instruction hazards	Release 2 onwards
JR.HB	Clear both execution and instruction hazards Not supported in nanoMIPS	Release 2 onwards
SSNOP	Superscalar No Operation Not supported in nanoMIPS	Release 1 onwards
SYNCI <sup>1</sup>	Synchronize caches after instruction stream write	Release 2 onwards

**Table 8.3 Hazard Clearing Instructions (Continued)** 

DERET, ERET, and SSNOP are available in Release 1 of the Architecture; EHB, JALR.HB, JR.HB, and SYNCI were added in Release 2 of the Architecture. In both Release 1 and Release 2 of the Architecture, DERET and ERET clear both execution and instruction hazards and they are the only timing-independent instructions which will do this in both releases of the architecture.

Even though DERET and ERET clear hazards between the execution of the instruction and the target instruction stream, an execution hazard may still be created between a write of the *DEPC*, *EPC*, *ErrorEPC*, or *Status* registers and the DERET or ERET instruction.

In addition, an exception or interrupt also clears both execution and instruction hazards between the instruction that created the hazard and the first instruction of the exception or interrupt handler. Said another way, no hazards remain visible by the first instruction of an exception or interrupt handler.

## 8.3.1 MIPS32 Instruction Encoding

The EHB instruction is encoded using a variant of the NOP/SSNOP encoding. This encoding was chosen for compatibility with the Release 1 SSNOP instruction, such that existing software may be modified to be compatible with both Release 1 and Release 2 implementations. See the EHB instruction description for additional information.

The JALR.HB and JR.HB instructions are encoding using bit 10 of the *hint* field of the JALR and JR instructions. These encodings were chosen for compatibility with existing MIPS implementations, including many which pre-date the MIPS32 architecture. Because a pipeline flush clears hazards on most early implementations, the JALR.HB or JR.HB instructions can be included in existing software for backward and forward compatibility. See the JALR.HB and JR.HB instructions for additional information.

The SYNCI instruction is encoded using a new encoding of the REGIMM opcode. This encoding was chosen because it causes a Reserved Instruction exception on all Release 1 implementations. As such, kernel software running on processors that don't implement Release 2 can emulate the function using the CACHE instruction.

<sup>1.</sup> SYNCI synchronizes caches after an instruction stream write, and before execution of that instruction stream. As such, it is not precisely a coprocessor 0 hazard, but is included here for completeness.

## 8.3.2 microMIPS32 Instruction Encoding

The EHB and SSNOP instructions are encoded using a variant of the NOP encoding. See the EHB and SSNOP instruction description for additional information.

SSNOP is no longer supported in nanoMIPS. JALRC.HB is to be used in lieu of JR.HB. Otherwise, supported instructions in this category are re-encoded without regards for compatibility with prior releases of the architecture.

# **Chapter 9**

# **Coprocessor 0 Registers**

The Coprocessor 0 (CP0) registers provide the interface between the ISA and the PRA. Each register is discussed below, with the registers presented in numerical order, first by register number, then by select field number.

# 9.1 Coprocessor 0 Register Summary

Table 9.1 lists the CPO registers in numerical order. The individual registers are described later in this document. If the compliance level is qualified (e.g., "*Required* (TLB MMU)"), it applies only if the qualifying condition is true. The Sel column indicates the value to be used in the field of the same name in the MFCO and MTCO instructions.

**Table 9.1 Coprocessor 0 Registers in Numerical Order** 

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
0	0	Index	Index into the TLB array	Section 9.4 on page 125	Required (TLB MMU); Optional (Oth- ers)
0	1	MVPControl	Per-processor register containing global MIPS® MT configuration data	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
0	2	MVPConf0	Per-processor multi-VPE dynamic configuration information	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
0	3	MVPConf1	Per-processor multi-VPE dynamic configuration information	MIPS®MT Module Specification	Optional
0	4	VPControl	Control and Configuration support for Release 6 VP based Multi-Threading.	Section 9.5 on page 127	Required (Config5 <sub>VP</sub> =1); Optional (Others)
1	0	Random	Randomly generated index into the TLB array	Section 9.6 on page 128	Required (TLB MMU) Optional (Others) (Pre-Release 6);  Deprecated (Release 6)
1	1	VPEControl	Per-VPE register containing relatively volatile thread configuration data	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
1	2	VPEConf0	Per-VPE multi-thread configuration information	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)

**Table 9.1 Coprocessor 0 Registers in Numerical Order (Continued)** 

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
1	3	VPEConf1	Per-VPE multi-thread configuration information	MIPS®MT Module Specification	Optional
1	4	YQMask	Per-VPE register defining which YIELD qualifier bits may be used without generating an exception	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
1	5	VPESchedule	Per-VPE register to manage scheduling of a VPE within a processor	MIPS®MT Module Specification	Optional
1	6	VPEScheFBack	Per-VPE register to provide scheduling feedback to software	MIPS®MT Module Specification	Optional
1	7	VPEOpt	Per-VPE register to provide control over optional features, such as cache partitioning control	MIPS®MT Module Specification	Optional
2	0	EntryLo0	Low-order portion of the TLB entry for even-numbered virtual pages	Section 9.7 on page 129	Required (TLB MMU); Optional (Oth- ers)
2	1	TCStatus	Per-TC status information, including copies of thread-specific bits of <i>Status</i> and <i>EntryHi</i> registers.	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	2	TCBind	Per-TC information about TC ID and VPE binding	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	3	TCRestart	Per-TC value of restart instruction address for the associated thread of execution	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	4	TCHalt	Per-TC register controlling Halt state of TC	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	5	TCContext	Per-TC read/write storage for operating system use	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	6	TCSchedule	Per-TC register to manage scheduling of a TC	MIPS®MT Module Specification	Optional
2	7	TCScheFBack	Per-TC register to provide scheduling feed- back to software	MIPS®MT Module Specification	Optional
3	0	EntryLo1	Low-order portion of the TLB entry for odd-numbered virtual pages	Section 9.7 on page 129	Required (TLB MMU); Optional (Oth- ers)
3	1	GlobalNumber	Multi-thread Resource Naming for Release 6 VP based Multi-threading.	Section 9.8 on page 139	Required (Config5 <sub>VP</sub> =1); Optional (Others)
3	7	TCOpt	Per-TC register to provide control over optional features, such as cache partitioning control	MIPS®MT Module Specification	Optional
4	0	Context	Pointer to page table entry in memory	Section 9.9 on page 141	Required (TLB MMU); Optional (Oth- ers)

**Table 9.1 Coprocessor 0 Registers in Numerical Order (Continued)** 

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
4	1	ContextConfig	Context register configuration	SmartMIPS ASE Specification and Section 9.10 on page 144	Required (SmartMIPS ASE); Optional (Others)
4	2	UserLocal	User information that can be written by privileged software and read via RDHWR register 29. If the processor implements the MIPS® MT Module, this is a per-TC register.	Section 9.11 on page 146	Recommended (Release 2) Required (Release 6)
4	3		XContext register configuration in 64-bit implementations		Reserved
4	4	DebugContextID	Used by kernel privilege to store process specific tags for debug purposes.	Section 9.12 on page 147	Optional
4	5	MemoryMapID	Used by Global TLB Invalidate instruction (GINVT). Global Invalidate instructions are a Release 6 feature.	Section 9.13 on page 148	Required (if Config5 <sub>GI</sub> =11); Optional (Others)
5	0	PageMask	Control for variable page size in TLB entries	Section 9.14 on page 150	Required (TLB MMU); Optional (Others)
5	1	PageGrain	Control for small page support	Section 9.15 on page 153 and SmartMIPS ASE Specification	Required (SmartMIPS ASE); Optional (Release 2)
5	2	SegCtl0	Programmable Control for Segments 0 & 1	Section 9.16 on page 158	Optional
5	3	SegCtl1	Programmable Control for Segments 2 & 3	Section 9.17 on page 158	Optional
5	4	SegCtl2	Programmable Control for Segments 4 & 5	Section 9.18 on page 158	Optional
5	5	PWBase	Page Table Base Address for Hardware Page Walker	Section 9.19 on page 162	Optional
5	6	PWField	Bit indices of pointers for Hardware Page Walker	Section 9.20 on page 162	Optional
5	7	PWSize	Size of pointers for Hardware Page Walker	Section 9.21 on page 165	Optional
6	0	Wired	Controls the number of fixed ("wired") TLB entries	Section 9.22 on page 169	Required (TLB MMU); Optional (Oth- ers)
6	1	SRSConf0	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
6	2	SRSConf1	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional
6	3	SRSConf2	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional

**Table 9.1 Coprocessor 0 Registers in Numerical Order (Continued)** 

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
6	4	SRSConf3	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional
6	5	SRSConf4	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional
6	6	PWCtl	HW Page Walker Control	Section 9.23 on page 171	Optional
7	0	HWREna	Enables access via the RDHWR instruction to selected hardware registers	Section 9.24 on page 174	Required (Release 2)
7	1-7		Reserved for future extensions		Reserved
8	0	BadVAddr	Reports the address for the most recent address-related exception	Section 9.25 on page 176	Required
8	1	BadInstr	Reports the instruction which caused the most recent exception.	Section 9.26 on page 177	Optional (Pre-Release 6)
					Required (Release 6)
8	2	BadInstrP	Reports the branch instruction if a delay slot caused the most recent exception.	Section 9.27 on page 179	Optional (Pre-Release 6)
					Required (Release 6)
8	1	BadInstrX	Reports the least significant 16-bits of a 48-bit nanoMIPS instruction which caused the most recent exception.	Section 9.28 on page 180	Required (Release 6 nanoMIPS unless Config5 <sub>NMS</sub> = 1)
9	0	Count	Processor cycle count	Section 9.29 on page 181	Required
9	6-7		Available for implementation-dependent user	Section 9.30 on page 181	implementation-depen- dent
10	0	EntryHi	High-order portion of the TLB entry	Section 9.31 on page 182	Required (TLB MMU); Optional (Oth- ers)
10	4	GuestCtl1	GuestID of virtualized Guest	MIPS® VZE Module Specification	Required (MIPS VZE Module; Optional (Others)
10	5	GuestCtl2	Guest Interrupt Control	MIPS® VZE Module Specification	Required (MIPS VZE Module; Optional (Others)
10	6	GuestCtl3	Guest Shadow Register Set Control	MIPS® VZE Module Specification	Required (MIPS VZE Module; Optional (Others)
11	0	Compare	Timer interrupt control	Section 9.32 on page 184	Required
11	4	GuestCtl0Ext	Extension of GuestCtl0	MIPS® VZE Module Specification	Required (MIPS VZE Module; Optional (Others)

Table 9.1 Coprocessor 0 Registers in Numerical Order (Continued)

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
11	6-7		Available for implementation-dependent user	Section 9.33 on page 184	implementation-depen- dent
12	0	Status	Processor status and control	Section 9.34 on page 185	Required
12	1	IntCtl	Interrupt system status and control	Section 9.35 on page 193	Required (Release 2)
12	2	SRSCtl	Shadow register set status and control	Section 9.36 on page 196	Required (Release 2)
12	3	SRSMap	Shadow set IPL mapping	Section 9.37 on page 199	Required (Release 2 and shadow sets implemented)
12	4	View_IPL	Contiguous view of IM and IPL fields.	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Oth- ers)
12	5	SRSMap2	Shadow set IPL mapping	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Oth- ers)
12	6	GuestCtl0	Control of Virtualized Guest OS	MIPS® VZE Module Specification	Required (MIPS VZE Module); Optional (Others)
12	7	GTOffset	Guest Timer Offset	MIPS® VZE Module Specification	Required (MIPS VZE Module); Optional (Others)
13	0	Cause	Cause of last general exception	Section 9.38 on page 200	Required
13	4	View_RIPL	Contiguous view of IP and RIPL fields.	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Oth- ers)
13	5	NestedExc	Nested exception Support - EXL, ERL values at current exception	Section 9.39 on page 205	Optional
14	0	EPC	Program counter at last exception	Section 9.40 on page 206	Required
14	2	NestedEPC	Nested exception Support - Program Counter at current exception	Section 9.41 on page 208	Optional
15	0	PRId	Processor identification and revision	Section 9.42 on page 209	Required
15	1	EBase	Exception vector base register	Section 9.43 on page 211	Required (Release 2)
15	2	CDMMBase	Common Device Memory Map Base register	Section 9.44 on page 215	Optional
15	3	CMGCRBase	Coherency Manager Global Control Register Base register	Section 9.45 on page 217	Optional
15	4	BEVVA	Programmable BEV (Boot Exception Vector) for Release 5 Enhanced Virtual Addressing.	Section 9.46 on page 218	Required (if $Config5_{EVA}=1$ ); Optional (Others)

Table 9.1 Coprocessor 0 Registers in Numerical Order (Continued)

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
16	0	Config	Configuration register	Section 9.47 on page 220	Required
16	1	Config1	Configuration register 1	Section 9.48 on page 224	Required
16	2	Config2	Configuration register 2	Section 9.49 on page 228	Optional
16	3	Config3	Configuration register 3	Section 9.50 on page 231	Optional
16	4	Config4	Configuration register 4	Section 9.51 on page 239	Optional
16	5	Config5	Configuration register 5	Section 9.52 on page 244	Optional
16	6-7		Available for implementation-dependent user	Section 9.53 on page 253	implementation-depen- dent
17	0	LLAddr	Load linked address	Section 9.54 on page 254	Optional
17	1	MAAR	Memory Accessibility Attribute Register.	Section 9.55 on page 256	Optional
17	2	MAARI	Index to Memory Accessibility Attribute Register.	Section 9.56 on page 262	Optional
18	0-n	WatchLo	Watchpoint address	Section 9.57 on page 263	Optional
19	0-n	WatchHi	Watchpoint control	Section 9.58 on page 265	Optional
20	0		XContext in 64-bit implementations		Reserved
21	all		Reserved for future extensions.		Reserved
22	all		Available for implementation-dependent use	Section 9.59 on page 268	implementation-depen- dent
23	0	Debug	EJTAG Debug register	EJTAG Specification	Optional
23	1	TraceControl	PDtrace control register	PDtrace Specification	Optional
23	2	TraceControl2	PDtrace control register	PDtrace Specification	Optional
23	3	UserTraceData1	PDtrace control register	PDtrace Specification	Optional
23	4	TraceIBPC	PDtrace control register	PDtrace Specification	Optional
23	5	TraceDBPC	PDtrace control register	PDtrace Specification	Optional
23	6	Debug2	EJTAG Debug2 register	EJTAG Specification	Optional
24	0	DEPC	Program counter at last EJTAG debug exception	EJTAG Specification	Optional
24	2	TraceControl3	PDtrace control register	PDtrace Specification	Optional
24	3	UserTraceData2	PDtrace control register	PDtrace Specification	Optional
25	0-n	PerfCnt	Performance counter interface	Section 9.63 on page 272	Recommended

Table 9.1 Coprocessor 0 Registers in Numerical Order (Continued)

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
26	0	ErrCtl	Parity/ECC error control and status	Section 9.64 on page 277	Optional
27	0	CacheErr	Cache parity error control and status	Section 9.65 on page 278	Optional
28	even selects	TagLo	Low-order portion of cache tag interface	Section 9.66 on page 280	Required (Cache)
28	odd selects	DataLo	Low-order portion of cache data interface	Section 9.67 on page 282	Optional
29	even selects	TagHi	High-order portion of cache tag interface	Section 9.68 on page 283	Required (Cache)
29	odd selects	DataHi	High-order portion of cache data interface	Section 9.69 on page 284	Optional
30	0	ErrorEPC	Program counter at last error	Section 9.70 on page 285	Required
31	0	DESAVE	EJTAG debug exception save register	EJTAG Specification	Optional
31	2-7	KScratchn	Scratch Registers for Kernel Mode	Section 9.72 on page 288	Pre-Release 6: Optional; KScratch1 at select 2 and KScratch2 at select 3 are recom- mended. Release 6: Required.

<sup>1.</sup> Any select (Sel) value not explicitly noted as available for implementation-dependent use is reserved for future use by the Architecture

## 9.2 Notation

For each register described below, field descriptions include the read/write properties of the field, and the reset state of the field. For the read/write properties of the field, the following notation is used:

**Table 9.2 Read/Write Bit Field Notation** 

Read/Write Notation	Hardware Interpretation	retation Software Interpretation				
R/W	A field in which all bits are readable and writable Hardware updates of this field are visible by soft ble by hardware read. If the Reset State of this field is "Undefined", eith before the first read will return a predictable valu definition of <b>UNDEFINED</b> behavior.	ware read. Software updates of this field are visi- ner software or hardware must initialize the value				

Table 9.2 Read/Write Bit Field Notation (Continued)

Read/Write Notation	Hardware Interpretation	Software Interpretation
R	A field which is either static or is updated only by hardware.  If the Reset State of this field is either "0", "Preset", or "Externally Set", hardware initializes this field to zero or to the appropriate state, respectively, on powerup. The term "Preset" is used to suggest that the processor establishes the appropriate state, whereas the term "Externally Set" is used to suggest that the state is established via an external source (e.g., personality pins or initialization bit stream). These terms are suggestions only, and are not intended to act as a requirement on the implementation.  If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware. If the Reset State of this field is "Undefined", software reads of this field result in an UNPRE-DICTABLE value except after a hardware update done under the conditions specified in the description of the field.
0	A field which hardware does not update, and for which hardware can assume a zero value.	A field to which the value written by software must be zero. Software writes of non-zero values to this field may result in <b>UNDEFINED</b> behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero.  If the Reset State of this field is "Undefined", software must write this field with zero before it is guaranteed to read as zero.

# 9.3 Writing CPU Registers

With certain restrictions, software may assume that it can validly write the value read from a coprocessor 0 register back to that register without having unintended side effects. This rule means that software can read a register, modify one field, and write the value back to the register without having to consider the impact of writes to other fields. Processor designers should take this into consideration when using coprocessor 0 register fields that are reserved for implementations and make sure that the use of these bits is consistent with software assumptions.

The most significant exception to this rule is a situation in which the processor modifies the register between the software read and write, such as might occur if an exception or interrupt occurs between the read and write. Software must guarantee that such an event does not occur.

Release 6 limits the number of cases where software can cause UNDEFINED or UNPREDICTABLE behavior. For example, in Release 6, for writes to a defined CP0 register field that may have reserved encodings, writes of unsupported values cause the write to be ignored by hardware. This means that no field in the CP0 register is modified unless all fields meet the conditions for writing. An exception to this rule is that if a field is reserved, then a write of a non-zero value to the reserved field is ignored but by itself does not cause the entire write to be dropped.

## 9.4 Index Register (CP0 Register 0, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *Index* register is a 32-bit read/write register which contains the index used to access the TLB for TLBP, TLBR, and TLBWI instructions. The width of the index field is implementation-dependent as a function of the number of TLB entries that are implemented. The minimum value for TLB-based MMUs is Ceiling(Log2(TLBEntries)). For example, six bits are required for a TLB with 48 entries).

For Pre-Release 6: The operation of the processor is **UNDEFINED** if a value greater than or equal to the number of TLB entries is written to the *Index* register.

For Release 6: For an Index field that is *n*-bits wide, hardware always writes the Index field with the least significant *n*-bits of the write data, even if bits 30 to *n* of the write data are non-zero.

Figure 9.1 shows the format of the *Index* register; Table 9.3 describes the *Index* register fields.

Figure 9.1 Index Register Format



#### **Table 9.3 Index Register Field Descriptions**

Fiel	ds					
Name	Bits		Description	Read/Write	Reset State	Compliance
P	31	of the TLBP ins match occurred to allow softwa cleared the bit. TLBWR to wri	Hardware writes this bit during execution struction to indicate whether a TLB.  Release 6 requires that this bit be R/W re to set the bit to 1 after a TLBP has Implementations may use P=0 to cause a te to a TLB entry other than that indexed eld. Hardware ignores a write of 0 to this  Meaning  A match occurred, and the Index field contains the index of the matching entry  No match occurred and the Index field is UNPREDICTABLE	R (Pre-Release 6) R/W (Release 6)	Undefined	Required
0	30n	Must be writter	as zero; returns zero on read.	0	0	Reserved

## **Table 9.3 Index Register Field Descriptions (Continued)**

Fiel	ds				
Name	Bits	Description	Read/Write Reset State		Compliance
Index	n-10	TLB index. Software writes this field to provide the index to the TLB entry referenced by the TLBR and TLBWI instructions.  Hardware writes this field with the index of the matching TLB entry during execution of the TLBP instruction. If the TLBP fails to find a match, the contents of this field are UNPREDICTABLE.	R/W	Undefined	Required

# 9.5 VPControl (CP0 Register 0, Select 4)


### **Compliance Level:** Optional.

*VPControl* is required if Release 6 Virtual Processor based Multi-threading is supported (i.e.,  $Config5_{VP}=1$ ). It is not required for the Multi-Threading Module (i.e.,  $Config3_{MT}=1$ ).

CP0 Virtual Processor Control register provides control and configuration support for Release 6 VP based Multi-Threading.

Figure 9.2 shows the format of the *VPControl* register; Table 9.4 describes the *VPControl* register fields.

### Figure 9.2 VPControl Register Format



#### **Table 9.4 VPControl Register Field Descriptions**

Fie	elds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31:1	0	0	0	Reserved
DIS	0	For a VP that reads <i>VPControl</i> all other VPs on the core have been disabled if <i>VPControl</i> or the last all other vPs on the core have been disabled if <i>VPControl</i> or this virtual processor has disabled fetch on all other virtual processors in the physical core. An EVP instruction is the only means to subsequently clear DIS.  See definition of Release 6 multi-threading DVP and EVP instructions for supporting information.	R	0	Required

## 9.6 Random Register (CP0 Register 1, Select 0)

**Compliance Level:** Required for TLB-based MMUs; Optional otherwise. Pre-Release 6 only; deprecated in Release 6.

The *Random* register is a read-only register whose value is used to index the TLB during a TLBWR instruction. The width of the Random field is calculated in the same manner as that described for the *Index* register above.

The value of the register varies between an upper and lower bound as follow:

- A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the *Wired* register). The entry indexed by the *Wired* register is the first entry available to be written by a TLB Write Random operation.
- An upper bound is set by the total number of TLB entries minus 1.

Within the required constraints of the upper and lower bounds, the manner in which the processor selects values for the *Random* register is implementation-dependent. However, designers should be aware of a potential live lock condition for implementations that simply increment the Random field every 'n' cycles. With such an implementation, the TLB refill handler can fall into synchronization with the Random field such that the same entry is used during each pass through the refill handler. If the instruction causing the TLB refill requires more than a single entry to complete (e.g., a load instruction requiring both an instruction and a data translation), no forward progress is made and a live lock condition is created. In most cases, some other event, such as an interrupt, breaks the condition. However, if the offending instruction is executed in Kernel Mode with interrupts disabled, breaking the live lock may not be possible. Designers are encouraged to introduce some pseudo-random behavior on top of a counter implementation of the Random field.

The processor initializes the *Random* register to the upper bound on a Reset Exception, and when the *Wired* register is written.

Figure 9.3 shows the format of the Random register; Table 9.5 describes the Random register fields.





#### **Table 9.5 Random Register Field Descriptions**

Fiel	ds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31n	Must be written as zero; returns zero on read.	0	0	Reserved
Random	n-10	TLB Random Index	R	TLB Entries - 1	Required

## 9.7 EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select 0)

Compliance Level: EntryLo0 is Required for a TLB-based MMU; Optional otherwise.

Compliance Level: EntryLo1 is Required for a TLB-based MMU; Optional otherwise.

The pair of *EntryLo* registers act as the interface between the TLB and the TLBP, TLBR, TLBWI, and TLBWR instructions. *EntryLo0* holds the entries for even pages and *EntryLo1* holds the entries for odd pages.

Software may determine the value of *PABITS* by writing all ones to the *EntryLo0* or *EntryLo1* registers and reading the value back. Bits read as "1" from the *PFN* field allow software to determine the boundary between the *PFN* and *Fill* fields to calculate the value of *PABITS*.

The contents of the *EntryLo0* and *EntryLo1* registers are not defined after an address error exception, and some fields may be modified by hardware during the address-error exception sequence. Software writes to the *EntryHi* register (via MTC0) do not cause the implicit update of address-related fields in the *BadVAddr* or *Context* registers.

For Release 1 of the Architecture, Figure 9-4 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.6 describes the *EntryLo0* and *EntryLo1* register fields.

For Release 2 of the Architecture, Figure 9-5 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.7 describes the *EntryLo0* and *EntryLo1* register fields. Release 2 of the architecture added support for physical address spaces beyond 36 bits in range and support for 1 kB pages.

For Release 3 of the Architecture, Figure 9-6 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.9 describes the *EntryLo0* and *EntryLo1* register fields. Release 3 of the architecture added support for Read-Inhibit and Execute-Inhibit page protection bits. In Release 5 of the Architecture, *EntryLo0* and *EntryLo1* registers may be optionally extended by 32 bits to support a physical address size greater than 36 bits. A 36-bit PAE is supported in the base architecture; the capability of providing greater than a 36-bit PA in MIPS32 is termed Extended Physical Address (XPA). The practical lower limit of XPA is 40 bits, while the natural upper limit is 59 bits, as determined by the MIPS64 Architecture. The size of XPA within the range of 37 bits and 59 bits is implementation-dependent.

Software can access the 32-bit extension with the new MTHC0 and MFHC0 instructions defined in Release 5.

Software can detect support for XPA and for the *EntryLo0* and *EntryLo1* formats shown in Figure 9-7 by reading *Config3*<sub>LPA</sub>. Software can enable XPA using *PageGrain*<sub>ELPA</sub>.

Figure 9-4 EntryLo0, EntryLo1 Register Format in Release 1 of the Architecture

31 30	29 6	5	3	2	1	0
Fill	PFN		С	D	V	G

Table 9.6 EntryLo0, EntryLo1 Register Field Descriptions in Release 1 of the Architecture

Fields			Read /		
Name	Bits	Description	Write	Reset State	Compliance
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.8 for more information.	R	0	Required
PFN	296	Page Frame Number. Corresponds to bits <i>PABITS</i> -112 of the physical address, where <i>PABITS</i> is the width of the physical address in bits. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.8 for more information.	R/W	Undefined	Required
С	53	Cacheability and Coherency Attribute of the page. See Table 9.12 below.	R/W	Undefined	Required
D	2	"Dirty" bit, indicating that the page is writable. If this bit is a one, stores to the page are permitted. If this bit is a zero, stores to the page cause a TLB Modified exception. Kernel software may use this bit to implement paging algorithms that require knowing which pages have been written. If this bit is always zero when a page is initially mapped, the TLB Modified exception that results on any store to the page can be used to update kernel data structures that indicate that the page was actually written.	R/W	Undefined	Required
V	1	Valid bit, indicating that the TLB entry, and thus the virtual page mapping are valid. If this bit is a one, accesses to the page are permitted. If this bit is a zero, accesses to the page cause a TLB Invalid exception.	R/W	Undefined	Required
G	0	Global bit. On a TLB write, the logical AND of the G bits from both <i>EntryLo0</i> and <i>EntryLo1</i> becomes the G bit in the TLB entry. If the TLB entry G bit is a one, ASID comparisons are ignored during TLB matches. On a read from a TLB entry, the G bits of both <i>EntryLo0</i> and <i>EntryLo1</i> reflect the state of the TLB G bit.	R/W	Undefined	Required (TLB MMU)

Figure 9-5 EntryLo0, EntryLo1 Register Format in Release 2 of the Architecture

31 30	29 6	5	3	2	1	0
Fill	PFN		С	D	V	G

Table 9.7 EntryLo0, EntryLo1 Register Field Descriptions in Release 2 of the Architecture

Fields			Read /		
Name	Bits	Description	Write	Reset State	Compliance
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.8 for more information.	R	0	Required
PFN	296	Page Frame Number. This field contains the physical page number corresponding to the virtual page. If the processor is enabled to support 1 kB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the $PFN$ field corresponds to bits 3310 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1 kB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the $PFN$ field corresponds to bits 3512 of the physical address. The boundaries of this field change as a function of the value of $PABITS$ . See Table 9.8 for more information.	R/W	Undefined	Required
С	53	The definition of this field is unchanged from Release 1. See Table 9.6 above and Table 9.12 below.	R/W	Undefined	Required
D	2	The definition of this field is unchanged from Release 1. See Table 9.6 above.	R/W	Undefined	Required
V	1	The definition of this field is unchanged from Release 1. See Table 9.6 above.	R/W	Undefined	Required
G	0	The definition of this field is unchanged from Release 1. See Table 9.6 above.	R/W	Undefined	Required (TLB MMU)

Table 9.8 shows the movement of the *Fill* and *PFN* fields as a function of 1 kB page support enabled, and the value of *PABITS*. Note that in implementations of Release 1 of the Architecture, there is no support for 1 kB pages, so only the first row of the table applies to Release 1.

Table 9.8 EntryLo Field Widths as a Function of PABITS

1 kB Page		Corresponding Entry		
Support Enabled?	<i>PABITS</i> Value	Fill Field	PFN Field	Release 2 Required?
No	36 ≥ <i>PABITS</i> > 12	31(30-(36- <i>PABITS</i> )) Example: 3130 if <i>PABITS</i> = 36 317 if <i>PABITS</i> = 13	(29-(36- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 36 66 if <i>PABITS</i> = 13 EntryLo <sub>296</sub> = PA <sub>3512</sub>	No

Table 9.8 EntryLo Field Widths as a Function of PABITS (Continued)

1 kB Page		Corresponding Entry	yLo Field Bit Ranges	
Support Enabled?	<i>PABITS</i> Value	Fill Field	PFN Field	Release 2 Required?
Yes	34 ≥ <i>PABITS</i> > 10	31(30-(34- <i>PABITS</i> )) Example: 3130 if <i>PABITS</i> = 34 317 if <i>PABITS</i> = 11	(29-(34- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 34 66 if <i>PABITS</i> = 11 EntryLo <sub>296</sub> = PA <sub>3310</sub>	Yes

## Figure 9-6 EntryLo0, EntryLo1 Register Format in Release 3 of the Architecture

31	30	29	6	5	3	2	1	0
RI	XI	PFN		С		D	V	G

Table 9.9 EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture

Fields			Read /		
Name	Bits	Description	Write	Reset State	Compliance
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.8 for more information.	R	0	Required if RI and XI fields are not imple- mented.
RI	31	Read Inhibit. If this bit is set in a TLB entry, an attempt, other than a MIPS16 PC-relative load, to read data on the virtual page causes a TLB Invalid or a TLBRI exception, even if the <i>V</i> (Valid) bit is set. The <i>RI</i> bit is writable only if the <i>RIE</i> bit of the <i>PageGrain</i> register is set. If the <i>RIE</i> bit of <i>PageGrain</i> is not set, the <i>RI</i> bit of <i>EntryLo0/EntryLo1</i> is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the <i>Config3<sub>RXI</sub></i> or <i>Config3<sub>SM</sub></i> register fields.	R/W	0	Required by SmartMIPS ASE; Optional otherwise  If not implemented, this bit location is part of the <i>Fill</i> field.

Table 9.9 EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture

Fie	elds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
XI	30	Execute Inhibit. If this bit is set in a TLB entry, an attempt to fetch an instruction or to load MIPS 16 PC-relative data from the virtual page causes a TLB Invalid or a TLBXI exception, even if the V (Valid) bit is set. The XI bit is writable only if the XIE bit of the PageGrain register is set. If the XIE bit of PageGrain is not set, the XI bit of EntryLo0/EntryLo1 is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the Config3 <sub>RXI</sub> or Config3 <sub>SM</sub> register fields.	R/W	0	Required by SmartMIPS ASE; Optional otherwise  If not implemented, this bit location is part of the Fill field.
PFN	296	Page Frame Number. This field contains the physical page number corresponding to the virtual page. If the processor is enabled to support 1 kB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the $PFN$ field corresponds to bits 3310 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1 kB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the $PFN$ field corresponds to bits 3512 of the physical address. The boundaries of this field change as a function of the value of $PABITS$ . See Table 9.8 for more information.	R/W	Undefined	Required
С	53	The definition of this field is unchanged from Release 1. See Table 9.6 above and Table 9.12 below.	R/W	Undefined	Required
D	2	The definition of this field is unchanged from Release 1. See Table 9.6 above.	R/W	Undefined	Required
V	1	The definition of this field is unchanged from Release 1. See Table 9.6 above.	R/W	Undefined	Required
G	0	The definition of this field is unchanged from Release 1. See Table 9.6 above.	R/W	Undefined	Required (TLB MMU)

Figure 9-7 applies to Table 9.10, specifically to MIPS32 support for XPA (PA > 36 bits), and it shows the natural upper limit of XPA. If only 40-bit XPA is supported, the most-significant bit of *PFNX* is *EntryLo0[35]* and *EntryLo1[35]*.

Figure 9-7 EntryLo0, EntryLo1 Register Format in Release 5

63				55	54			36	35			32
			Fill		PFNX							
RI	XI				PFN			С		D	V	G
31	30	29			(	3	5		3	2	1	0

Table 9.10 EntryLo0, EntryLo1 Register Field Descriptions in Release 5 of the Architecture

Fie	elds		Dood /		
Name	Bits	Description	Read / Write	Reset State	Compliance
Fill	6355	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> .	R	0	Required for XPA; Optional otherwise
PFNX	5432	Page Frame Number Extension. If the processor is enabled to support XPA ( $Config3_{LPA} = 1$ and $PageGrain_{ELPA} = 1$ ) this field is concatenated with the $PFN$ field to form the full page frame number corresponding to the physical address, thereby providing up to 59 bits of physical address. If the processor is enabled to support 1 kB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the combined $PFNX \parallel PFN$ fields corresponds to bits $PABITS-110$ of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1 kB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the combined $PFNX \parallel PFN$ fields corresponds to $0b00 \parallel$ bits $PABITS-112$ of the physical address (the field is unshifted and the upper two bits must be written as zero). The boundaries of this field change as a function of the value of $PABITS$ . See Table 9.11 for more information. If support for large physical addresses is not enabled ( $Config3_{LPA} = 0$ or $PageGrain_{ELPA} = 0$ ), these bits are ignored on write and return 0 on read, thereby providing full backward compatibility with implementations of Release 1 of the Architecture. To ensure backward compatibility with pre-Release 5 software that does not support XPA, MTC0 is required to zero out the extension bits if $Config5_{MVH} = 1$ .	R/W	Undefined	Required for XPA; Optional otherwise
RI	31	Read Inhibit. If this bit is set in a TLB entry, an attempt, other than a MIPS16 PC-relative load, to read data on the virtual page causes a TLB Invalid or a TLBRI exception, even if the <i>V</i> (Valid) bit is set. The <i>RI</i> bit is writable only if the <i>RIE</i> bit of the <i>PageGrain</i> register is set. If the <i>RIE</i> bit of <i>PageGrain</i> is not set, the <i>RI</i> bit of <i>EntryLo0/EntryLo1</i> is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the <i>Config3<sub>RXI</sub></i> or <i>Config3<sub>SM</sub></i> register fields.  If not implemented, then reads of this field return 0.	R/W	0	Required by SmartMIPS ASE; Optional otherwise

Table 9.10 EntryLo0, EntryLo1 Register Field Descriptions in Release 5 of the Architecture

Fie	lds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
XI	30	Execute Inhibit. If this bit is set in a TLB entry, an attempt to fetch an instruction or to load MIPS16 PC-relative data from the virtual page causes a TLB Invalid or a TLBXI exception, even if the <i>V</i> (Valid) bit is set. The <i>XI</i> bit is writable only if the <i>XIE</i> bit of the <i>PageGrain</i> register is set. If the <i>XIE</i> bit of <i>PageGrain</i> is not set, the <i>XI</i> bit of <i>EntryLo0/EntryLo1</i> is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the <i>Config3<sub>RXI</sub></i> or <i>Config3<sub>SM</sub></i> register fields.  If not implemented, then reads of this field return 0.	R/W	0	Required by SmartMIPS ASE; Optional otherwise
PFN	296	Page Frame Number. This field contains the physical page number corresponding to the virtual page If the processor is enabled to support 1 kB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the $PFN$ field corresponds to bits 3310 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1 kB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the $PFN$ field corresponds to bits 3512 of the physical address. The boundaries of this field change as a function of the value of $PABITS$ .	R/W	Undefined	Required
С	53	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required
D	2	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required
V	1	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required
G	0	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required (TLB MMU)

Table 9.11 shows the movement of the *Fill*, *PFNX*, and *PFN* fields as a function of 1 kB page support enabled, and the value of *PABITS*, in Release 5. Note that in implementations of the Architecture, *PABITS* can never be larger than 36 bits and there is no support for 1 kB pages, so only the second row of the table applies in Release 1.

Table 9.11 EntryLo Field Widths as a Function of PABITS in Release 5

1 kB Page		Correspo	Poquirod		
Support Enabled?	PABITS Value	Fill Field PFNX Field		PFN Field	Required Release
No	59 ≥ <i>PABITS</i> > 36	63(55-(59- <i>PABITS</i> )) Example: 6355 if <i>PABITS</i> = 59 6333 if <i>PABITS</i> = 37	(54-(59- <i>PABITS</i> ))32 Example: 5432 if <i>PABITS</i> = 59 3232 if <i>PABITS</i> = 37 EntryLo <sub>5432</sub> = PA <sub>5936</sub>	296 EntryLo <sub>296</sub> = PA <sub>3512</sub>	Release 5
	36 ≥ <i>PABITS</i> > 12	63(32-(36- <i>PABITS</i> )) Example: 6332 if <i>PABITS</i> = 36 6332 & 297 if <i>PABITS</i> = 13	Displaced by the Fill Field	(29-(36- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 36 66 if <i>PABITS</i> = 13 EntryLo <sub>296</sub> = PA <sub>3512</sub>	Release 1
Yes	59 ≥ <i>PABITS</i> > 34	63(57-(59- <i>PABITS</i> )) Example: 6357 if <i>PABITS</i> = 59 6333 if <i>PABITS</i> = 35	(56-(59- <i>PABITS</i> ))32 Example: 5632 if <i>PABITS</i> = 59 3332 if <i>PABITS</i> = 35 EntryLo <sub>5632</sub> = PA <sub>5934</sub>	296 EntryLo <sub>296</sub> = PA <sub>3310</sub>	Release 5
	34 ≥ <i>PABITS</i> > 10	63(32-(34- <i>PABITS</i> )) Example: 6332 if <i>PABITS</i> = 34 6332 & 297 if <i>PABITS</i> = 11	Displaced by the Fill Field	(29-(34- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 34 66 if <i>PABITS</i> = 11 EntryLo <sub>296</sub> = PA <sub>3310</sub>	Release 2

#### **Programming Note:**

In implementations of Release 2 of the Architecture (and any release prior to Release 6), the *PFNX* (Release 5 for MIPS32) and *PFN* fields of both the *EntryLo0* and *EntryLo1* registers must be written with zero, and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

For Release 6, this is not a requirement because support for  $EntryHI_{EHINV}$  is mandatory. Instead, software must invalidate the TLB entries explicitly using TLBWI with  $EntryHI_{EHINV}=1$ .

Table 9.12 lists the encoding of the *C* field of the *EntryLo0* and *EntryLo1* registers and the *K0* field of the *Config* register. An implementation may choose to implement a subset of the cache coherency attributes shown, but must implement at least encodings 2 and 3 such that software can always depend on these encodings working appropriately.

In other cases of Pre-Release 6 implementations, the operation of the processor is **UNDEFINED** if software uses a TLB mapping (either for an instruction fetch or for a load/store instruction) that was created with a C field encoding which is RESERVED for the implementation. In Release 6, hardware must ignore writes of unsupported values of the C field for the implementation.

Table 9.12 lists the required and optional encodings for the cacheability and coherency attributes, in addition to giving an historical perspective on the encodings implemented by various MIPS processors, as obtained from the processor chip specification.

**Table 9.12 Cacheability and Coherency Attributes** 

C(5:3) Value	Cacheability and Coherency Attributes With Historical Usage	Compliance
0	Available for implementation-dependent use Historical usage: • Reserved (R4000®, VR5400, R10000®) • Unused, defaults to cached (R4300) • Cacheable, noncoherent, write through, no write allocate (RC32364, R4600, R5000, RM5200, RM7000, 20K, 25K, 4K, 4KE, 5K, 24K, 24KE, 34K, 74K)	Optional
1	Available for implementation-dependent use Historical usage: • Reserved (R4000, 20K, 24K, 24KE, 34K, 74K, 1004K) • Unused, defaults to cached (R4300) • Cacheable, noncoherent, write through, write allocate (RC32364, R4600, R5000, RM5200, RM7000, VR5400, 4K, 4KE, 5K)	Optional
2	Uncached Historical usage: • Uncached (all processors)	Required
3	Cacheable Historical usage: • Cacheable, noncoherent, write back, write-allocate (all processors)	Required
4	Available for implementation-dependent use Historical usage:  • Cacheable coherent install as exclusive for both read and write (exclusive) (R4000, R10000, 1004K)  • Unused, defaults to cached (R4300, 4K, 4KE, 5K)  • Cacheable, coherent (20K, 25K)  • Reserved (RC32364, RM5200, VR5400, 24K, 24KE, 34K, 74K)	Optional
5	Available for implementation-dependent use Historical usage:  Cacheable coherent install as exclusive on write, as shared on read (sharable) (R4000, R10000, 1004K)  Unused, defaults to cached (R4300, 4K, 4KE, 5K)  Reserved (RC32364, R4600,RM5200, RM7000, VR5400, 20K, 25K, 24K, 24KE, 34K, 74K)	Optional
6	Available for implementation-dependent use Historical usage:  • Cacheable coherent update on write (update) (R4000)  • Unused, defaults to cached (R4300, 4K, 4KE, 5K)  • Reserved (RC32364, R4600,R5000, RM5200, R10000, 25K, 24K, 24KE, 34K, 74K, 1004K)  • Uncached, Non-blocking (RM7000)	Optional

**Table 9.12 Cacheability and Coherency Attributes (Continued)** 

C(5:3) Value	Cacheability and Coherency Attributes With Historical Usage	Compliance
7	Available for implementation-dependent use Historical usage:  Reserved (R4000,RC32364, R4600,RM5200)  Unused, defaults to cached (R4300)  Unused, defaults to uncached (4K, 4KE)  Cacheable, noncoherent, write back, write-allocate, bypass L2 cache (RM7000)  R10000-style Uncached accelerated (VR5400, R10000, 5K, 20K, 25K, 24K, 24KE, 34K, 74K, 1004K)	Optional

## 9.8 GlobalNumber Register (CP0 Register 3, Select 1)

Compliance Level: Optional

*GlobalNumber* is required if Release 6 Virtual Processor based Multi-threading is supported (i.e.,  $Config5_{VP}=1$ ). It is not required for the Multi-Threading Module (i.e.,  $Config3_{MT}=1$ ).

The unique name of a virtual processor (VPNum; see CP0 EBASE) in a cluster can be derived from the contents of this register by one of the two methods described below. The method must be uniformly applied to all virtual processors in the system.

- VPNum = CoreNum + VPId. This method allows for contiguous numbering of virtual processors in a cluster with heterogenous multi-threading (cores with different thread counts).
- VPNum = CoreNum X Max-VP or VPId, where Max-VP is the maximum virtual processor count in any core in a cluster. This results in non-contiguous numbering of virtual processors in a cluster.

See Table 9.14 for examples.


The naming convention is hierarchical. The unique name of a virtual processor in the system is ClusterNum.VPNum.

The fields where indicated can be externally programmable. This allows for reallocation of software threads from virtual processor to virtual processor by reassigning the VPNum to the virtual processor.

ClusterNum is optional and only required in a system that supports clusters of cores.

Figure 9.8 shows the format of the GlobalNumber register; Table 9.13 describes the GlobalNumber register fields.

#### Figure 9.8 GlobalNumber Register Format



#### **Table 9.13 GlobalNumber Register Field Descriptions**

Fields					
Name	Bits	Description	Read/Write	Reset State	Compliance
0	31:20	Reserved.	0	0	Reserved
ClusterNum	19:16	A unique number asssigned to a cluster of cores in the system. Reserved if clustering is not implemented. Unimplemented bits in the field are not writeable; reads return 0.  This field is read-only, but can be preset, or optionally can be programmed by a register external to CP0 through a memory mapped register.	R	Preset by hard- ware or exter- nally set	Optional
0	15:12	Reserved.	0	0	Reserved

**Table 9.13 GlobalNumber Register Field Descriptions (Continued)** 

Fields Name Bits					Compliance	
		Description	Read/Write	Reset State		
CoreNum	11:8	A unique number assigned to a physical core in a cluster. Unimplemented bits in the field are not writeable; reads return 0. This field is read-only, but can be preset, or optionally can be programmed by a register external to CP0 through a memory mapped register.	R	Preset by hard- ware or exter- nally set	Required	
VPId	7:0	A unique number assigned to a virtual processor in a core. Unimplemented bits in the field are not writeable; reads return 0. The number of unimplemented bits is dependent on whether contiguous or non-contiguous numbering is supported. If contiguous, then VPId size equals ceiling (log <sub>2</sub> (total VP count in cluster)). If non-contiguous, then VPId size equals log2 (maximum VP cont of any core). This field is read-only, but can be preset, or optionally can be programmed by a register external to CP0 through a memory mapped register.	R	Preset by hard- ware or exter- nally set	Required	

**Table 9.14 Deriving Unique VPNum** 

		Contiguous Numbering		Non-Contiguous Numbering		
CoreNum	# of VPs	VPId	VPNum VPI		VPNum	
0	4	0, 1, 2, 3	0, 1, 2, 3	0, 1, 2, 3	0, 1, 2, 3	
1	2	3, 4	4, 5	0, 1	4, 5	
2	1	4	6	0	8	
3	4	4, 5, 6, 7	7, 8, 9, 10	0, 1, 2, 3	12, 13, 14, 15	

# 9.9 Context Register (CP0 Register 4, Select 0)

**Compliance Level:** *Required* for TLB-based MMUs; *Optional* otherwise.

The *Context* register is a read/write register containing a pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical translations. During a TLB miss, the operating system loads the TLB with the missing translation from the PTE array. The *Context* register duplicates some of the information provided in the *BadVAddr* register.

If  $Config3_{CTXTC} = 0$  and  $Config3_{SM} = 0$  then the Context register is organized in such a way that the operating system can directly reference a 16-byte structure in memory that describes the mapping. For PTE structures of other sizes, the content of this register can be used by the TLB refill handler after appropriate shifting and masking.

If  $Config3_{CTXTC}$  =0 and  $Config3_{SM}$  =0 then a TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31..13}$  of the virtual address to be written into the *BadVPN2* field of the *Context* register. The *PTEBase* field is written and used by the operating system.

The *BadVPN2* field of the *Context* register is not defined after an address error exception and this field may be modified by hardware during the address error exception sequence.

Figure 9.9 shows the format of the Context Register when  $Config3_{CTXTC} = 0$  and  $Config3_{SM} = 0$ ; Table 9.15 describes the Context register fields  $Config3_{CTXTC} = 0$  and  $Config3_{SM} = 0$ .

Figure 9.9 Context Register Format when Config3<sub>CTXTC</sub>=0 and Config3<sub>SM</sub>=0

31 23	22 4	3	0
PTEBase	BadVPN2		0

Table 9.15 Context Register Field Descriptions when Config3<sub>CTXTC</sub>=0 and Config3<sub>SM</sub>=0

Fields			Read /		
Name	Bits	Description	Write	Reset State	Compliance
PTEBase	3123	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer into the current PTE array in memory.	R/W	Undefined	Required
BadVPN2	224	This field is written by hardware on a TLB exception. It contains bits $VA_{3113}$ of the virtual address that caused the exception.	R	Undefined	Required
0	30	Must be written as zero; returns zero on read.	0	0	Reserved

If  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$  then the pointer implemented by the Context register can point to any power-of-two-sized PTE structure within memory. This allows the TLB refill handler to use the pointer without additional shift-

ing and masking steps. Depending on the value in the *ContextConfig* register, it may point to an 8-byte pair of 32-bit PTEs within a single-level page table scheme, or to a first level page directory entry in a two-level lookup scheme.

If  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$  then the a TLB exception (Refill, Invalid, or Modified) causes bits  $VA_{31:31-((X-Y)-1)}$  to be written to a variable range of bits "(X-1):Y" of the Context register, where this range corresponds to the contiguous range of set bits in the ContextConfig register. Bits 31:X are R/W to software, and are unaffected by the exception. Bits Y-1:0 are unaffected by the exception. If X = 23 and Y = 4, i.e. bits 22:4 are set in ContextConfig, the behavior is identical to the standard MIPS32 Context register (bits 22:4 are filled with  $VA_{31:13}$ ). Although the fields have been made variable in size and interpretation, the MIPS32 nomenclature is retained. Bits 31:X are referred to as the PTEBase field, and bits X-1:Y are referred to as BadVPN2.

If  $Config3_{SM} = 1$  then Bits Y-1:0 will always read as 0.

The value of the *Context* register is **UNPREDICTABLE** following a modification of the contents of the *ContextConfig* register.

Figure 9.10 shows the format of the Context Register when  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$ ; Table 9.16 describes the Context register fields  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$ .

Figure 9.10 Context Register Format when Config3<sub>CTXTC</sub>=1 or Config3<sub>SM</sub>=1

31 X	X-1 Y	Y-1	0
PTEBase	BadVPN2	0	

Table 9.16 Context Register Field Descriptions when Config3<sub>CTXTC</sub>=1 or Config3<sub>SM</sub>=1

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
PTEBase	Variable, 31:X where X in {310}. May be null.	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer to an array of data structures in memory corresponding to the address region containing the virtual address which caused the exception.	R/W	Undefined	Required	
BadVPN2	Variable, (X-1):Y where X in {321} and Y in {310}. May be null.	This field is written by hardware on a TLB exception. It contains bits VA <sub>31:31-((X-Y)-1)</sub> of the virtual address that caused the exception.	R	Undefined	Required	

Table 9.16 Context Register Field Descriptions when Config3 $_{\text{CTXTC}}$ =1 or Config3 $_{\text{SM}}$ =1 (Continued)

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
0	Variable, (Y-1):0 where Y in {31:1}. May be null.	Must be written as zero; returns zero on read.	R or R/W (R/W only allowed for Config3 CTXT=1)	0 (if R) or Undefined (if R/W)	Reserved	

## 9.10 ContextConfig Register (CP0 Register 4, Select 1)

**Compliance Level:** *Optional.* 

The *ContextConfig* register defines the bits of the *Context* register into which the high order bits of the virtual address causing a TLB exception will be written, and how many bits of that virtual address will be extracted. Bits above the selected field of the *Context* register are R/W to software and serve as the *PTEBase* field. Bits below the selected field of the *Context* register will be unaffected by TLB exceptions.

The field to contain the virtual address index is defined by a single block of contiguous non-zero bits within the *ContextConfig* register's *VirtualIndex* field. Any zero bits to the right of the least-significant one bit cause the corresponding *Context* register bits to be unaffected by TLB exceptions. Any zero bits to the left of the most-significant one bit cause the corresponding *Context* register bits to be R/W to software and unaffected by TLB exceptions.

If  $Config3_{SM}$  is set, then any zero bits to the right of the least significant one bit causes the corresponding Context register bits to be read as zero.

It is permissible to implement a subset of the *ContextConfig* register, in which some number of bits are read-only and set to one or zero as appropriate. Software can determine whether a specific setting is implemented by writing that value into the register and reading back the register value. If the read value matches the original written value exactly, then the setting is supported. It is implementation specific what value is read back when the setting is not implemented except that the read value does not match the original written value. All implementations of the *ContextConfig* register must allow for the emulation of the MIPS32 and nano/microMIPS32 fixed *Context* register configuration.

This paragraph describes restrictions on how the *ContextConfig* register may be programmed. The set bits of *ContextConfig* define the *BadVPN2* field within the *Config* register. The *BadVPN2* field cannot contain address bits which are used to index a memory location within the even-odd page pairs used by the JTLB entries. This limits the least significant writable bit within *ContextConfig* to the bits that represents *BadVPN2* of the smallest implemented page size. For example, if the smallest implemented page size is 4 kB, virtual address bit 13 is the least significant bit of the *BadVPN2* field. Another example: if 1 kB was the smallest implemented page size then the least significant writable bit within *ContextConfig* would correspond to virtual address bit 11.

A value of all zeroes means that the full 32 bits of the *Context* register are R/W for software and unaffected by TLB exceptions.

The ContextConfig register is optional and its existence is denoted by the Config3 $_{CTXTC}$  or Config3 $_{SM}$  register fields.

Figure 9.11 shows the formats of the ContextConfig Register; Table 9.17 describes the ContextConfig register fields.

Figure 9.11 ContextConfig Register Format



### **Table 9.17 ContextConfig Register Field Descriptions**

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
VirtualIndex	31:0	A mask of 0 to 32 contiguous 1 bits in this field causes the corresponding bits of the <i>Context</i> register to be written with the high-order bits of the virtual address causing a TLB exception.  Behavior of the processor is <b>UNDEFINED</b> if non-contiguous 1 bits are written into the register field.	R/W	0x007ffff0	Required	

Table 9.18 describes some useful ContextConfig values.

### **Table 9.18 Recommended ContextConfig Values**

Value	Page Table Organization	Page Size	PTE Size	Compliance
0x007ffff0	Single Level	4K	64 bits/page	REQUIRED
0x007ffff8	Single Level	2K	32 bits/page	RECOMMENDED

## 9.11 UserLocal Register (CP0 Register 4, Select 2)

Compliance Level: Pre-Release 6: *Recommended*.
Release 6: *Required* 

The *UserLocal* register is a read-write register that is not interpreted by the hardware and conditionally readable via the RDHWR instruction.

If the MIPS® MT Module is implemented, the *UserLocal* register is instantiated per TC.

Prior to Release 6, this register only exists if the Config3<sub>ULRI</sub> register field is set.

For Release 6, this register is mandatory, and *Config3<sub>ULRI</sub>* must be 1.

Figure 9.12 shows the format of the *UserLocal* register; Table 9.19 describes the *UserLocal* register fields.

### Figure 9.12 UserLocal Register Format



#### Table 9.19 UserLocal Register Field Descriptions

Fie	elds				
Name	Bits	Description	Write	Reset State	Compliance
UserInfor- mation		This field contains software information that is not interpreted by the hardware.	R/W	Undefined	Required

#### **Programming Notes**

Privileged software may write this register with arbitrary information and make it accessible to unprivileged software via register 29 (ULR) of the RDHWR instruction. To do so, bit 29 of the *HWREna* register must be set to a 1 to enable unprivileged access to the register. In some operating environments, the *UserLocal* register contains a pointer to a thread-specific storage block that is obtained via the RDHWR register.

## 9.12 Debug ContextID (CP0 Register 4, Select 4)

**Compliance Level:** Reserved Pre-Release 6; Optional Release 6.

Debug ContextID is programmed by the kernel to provide a process specific tag to be incorporated into MIPS specific hardware debug related mechanisms, examples being trace, PC-sample and breakpoint. The value programmed would typically be unique to a process and as such saved/restored on a process context switch, but may be any supplemental information that can assist debug.


Other than being factored into debug hardware, writes to this register do not have any side-effects on processor operation. Nor is this register to be used to observe side-effects of processor operation.

This register is also not defined as part of the EJTAG Specification i.e., it is not part of the set of *DRSEG* registers accessible when  $Debug_{DM}=1$ . It is accessible in kernel-mode when  $Debug_{DM}=0$ .

This register may be present only if  $Config1_{EP}=1$ . However, it is not a requirement the register be present if  $Config1_{EP}=1$ .

Figure 9.13 shows the format of the *Debug ContextID* register; Table 9.20 describes the *Debug ContextID* register fields.

### Figure 9.13 Debug ContextID Register Format



#### **Table 9.20 Debug ContextID Register Field Descriptions**

Fie	lds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
ID	31:0	Provides a process specific tag specifically for use in hardware debug mechanisms. May be used by kernel software to inject any supplemental information for debug purposes.	R/W	Undefined	Required

## 9.13 MemoryMapID Register (CP0 Register 4, Select 5)

Compliance Level: Required for TLB-based MMU in Release 6 or after, if Config5<sub>M</sub> is defined.

MemoryMapID contains a tag of implementation number of bits that is used to disambiguate TLB mappings for different address spaces, in place of EntryHi<sub>ASID</sub> and EntryHi<sub>ASID</sub>. The purpose of creating a large tag in place of ASID is to guarantee that all TLB mappings belonging to a common address space are uniquely identified in the system, or at least guarantee uniqueness within a large window of time, where the affects of recycling MemoryMapID are imperceptible to performance.

In the description going forward, it is assumed that references to *EntryHi<sub>ASID</sub>* also include *EntryHi<sub>ASIDX</sub>*, if the implementation extends the field.

To allow for backward compatibility with software that uses *ASID*, *Config5<sub>MI</sub>* specifies whether the MMU uses *ASID* to disambiguate TLB entries, or *MemoryMapID*. In an implementation where both are used, and if *ASID* is selected, *ASID* is zero-extended by hardware to *MemoryMapID* width before being written to the TLB. TLBR will update one of *ASID* and *MemoryMapID* but never both, depending on the state of *Config5<sub>MI</sub>*. Similarly, all TLB operations are modified to factor in *MemoryMapID* or *ASID*, depending on the state of *Config5<sub>MI</sub>*.

If  $Config5_{M}=0$  to then writes to MemoryMapID are ignored, reads return 0.

Because the *MemoryMapID* field is overwritten by a TLBR instruction, software must save and restore the value of *MemoryMapID* around use of the TLBR. This is especially important in TLB Invalid and TLB Modified exceptions, and in other memory management software.

In a multi-threaded implementation, where more than one virtual processors share the same TLB, *MemoryMapID* is sufficient to dealias TLB entries belonging to each virtual processor i.e., a separate unique tag that dealiases the entries is not needed.

Figure 9.14 shows the format of the MemoryMapID register; Table 9.21 describes the MemoryMapID register fields.

### Figure 9.14 MemoryMapID Register Format

31 0 MemoryMapID

**Table 9.21 MemoryMapID Register Field Descriptions** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
MMID	31:0	Memory Map Identifier. This field is written by hardware on a TLB read and by software to establish the current MemoryMapID value for TLB write and against which TLB references match each entry's TLB MemoryMapID field.  The number of writeable bits is implementation dependent but recommended to be 32-bits. The writeable field is always a contiguous set of right-justified bits. If an implementation supports less than 32-bits, write of the unsupported bits is ignored, and read of the same bits returns 0. Software may detect the number of writeable bits by writing all 1s and reading the register - only writeable bits are read with 1.	R/W	Undefined	Required (if Release 6 and Config5 <sub>MI</sub> defined)

# 9.14 PageMask Register (CP0 Register 5, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *PageMask* register is a read/write register used for reading from and writing to the TLB. It holds a comparison mask that sets the variable page size for each TLB entry, as shown in Table 9.23. Figure 9.15 shows the format of the *PageMask* register; Table 9.22 describes the *PageMask* register fields.

Release 6 removes support for 1 kB pages. Release 6 also introduces optional support for small page sizes, whereas prior to Release 6, all page sizes from 4 kB on must be supported up to the maximum page size for the implementation; however, the range of supported pages must be continuous.

### Figure 9.15 PageMask Register Format



#### **Table 9.22 PageMask Register Field Descriptions**

F	ields		Read /			
Name	Bits	Description	Write	Reset State	Compliance	
Mask	2813	The Mask field is a bit mask in which a "1" bit indicates that the corresponding bit of the virtual address should not participate in the TLB match. Release 6 makes optional the support for small page sizes from 4 kB onwards. Corresponding bits for pages disabled in the implementation must be read-only 1. For example, if 4 kB pages are disallowed, <i>PageMask</i> [14:13] is read-only 1s. Software can determine the range of supported pages by writing all 1s to determine the most-significant bits that are read-only 0, and writing all 0s to determine least-significant bits that are read-only 1s within <i>PageMask</i> <sub>Mask</sub> .	R/W	Undefined	Required	

**Table 9.22 PageMask Register Field Descriptions (Continued)** 

F	ields		Read /		
Name	Bits	Description	Write	Reset State	Compliance
MaskX	1211	In Release 2 of the Architecture (and subsequent	R/W	0	Required (Release
		releases), the MaskX field is an extension to the		(See Description)	2)
		Mask field to support 1 kB pages with definition and action analogous to that of the Mask field,	R	0	Reserved
		defined above.	K	Ü	(Release 6)
		If 1 kB pages are enabled ( $Config3_{SP} = 1$ and			(======================================
		$PageGrain_{ESP} = 1$ ), these bits are writable and			
		readable, and their values are copied to and from			
		the TLB entry on a TLB write or read, respec-			
		tively.			
		If 1 kB pages are not enabled ( $Config3_{SP} = 0$ or			
		$PageGrain_{ESP} = 0$ ), these bits are not writable,			
		return zero on read, and the effect on the TLB			
		entry on a write is as if they were written with the value 0b11.			
		In Release 1 of the Architecture, these bits must			
		be written as zero, return zero on read, and have			
		no effect on the virtual address translation.			
		Release 6 disallows 1 kB pages. This field is			
		read-only 0 from Release 6 onwards.			
0	3129,	Ignored on write; returns zero on read.	R	0	Required
	100				

Table 9.23 Values for the Mask and MaskX<sup>1</sup> Fields of the PageMask Register

Page Size	Values for Mask field (Isb of value is located at PageMask <sub>13</sub> )	Values for MaskX <sup>1</sup> field
1 kB	0x0	0x0
4 kB	0x0	0x3
16 kB	0x3	0x3
64 kB	0xF	0x3
256 kB	0x3F	0x3
1 MB	0xFF	0x3
4 MB	0x3FF	0x3
16 MB	0xFFF	0x3
64 MB	0x3FFF	0x3

Table 9.23 Values for the Mask and MaskX<sup>1</sup> Fields of the PageMask Register (Continued)

Page Size	Values for Mask field (Isb of value is located at PageMask <sub>13</sub> )	Values for MaskX <sup>1</sup> field
256 MB	0xFFFF	0x3

<sup>1.</sup> PageMask<sub>12..11</sub> = PageMask<sub>MaskX</sub> exists only on implementations of Release 2 of the architecture and are treated as if they had the value 0b11 if 1K pages are not enabled ( $Config3_{SP} = 0$ ) or  $PageGrain_{ESP} = 0$ ). In Release 6, these bits are reserved.

It is implementation-dependent how many of the encodings described in Table 9.23 are implemented. All processors must implement the 4 kB page size (prior to Release 6). If a particular page size encoding is not implemented by a processor, a read of the *PageMask* register must return zeros in all bits that correspond to encodings that are not implemented, thereby potentially returning a value different than that written by software. Release 6 requires that unsupported pages from 4 kB onwards have their corresponding bits read-only 1s up to the minimum supported page size.

Software may determine which page sizes are supported by writing all ones to the *PageMask* register, then reading the value back. If a pair of bits reads back as ones, the processor implements that page size.

For Pre-Release 6: The operation of the processor is **UNDEFINED** if software writes the *Mask* field with a value other than one of those listed in Table 9.23, even if the hardware returns a different value on read. Hardware may depend on this requirement in implementing hardware structures

For Release 6: Hardware ignores writes of illegal or unsupported values to the *Mask* field as defined in Table 9.23. A write of all 1s remains consistent with Pre-Release 6 behavior.

#### **Implementation Note:**

In a Release 2 (or subsequent releases) processor which includes support for 1 kB pages ( $Config3_{SP} = 1$ ), but such support is not enabled ( $PageGrain_{ESP} = 0$ ), the effect on a TLB write must be as if the MASKX field was written with 0b11, whether the field contains this value or not. It is implementation-dependent how this is done, and it is acceptable to force the MASKX field to 0b11 in the PageMask register, or to force the bits to 0b11 when the TLB entry is written. Of course, as read of this field via the MFC0 instruction always returns zero if 1 kB pages are disabled.

#### **Programming Note:**

In implementations of Release 2 (and subsequent releases prior to Release 6) of the Architecture, the *MaskX* field of the *PageMask* register must be written with 0b11 and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

For Release 6, this is not a requirement because support for  $EntryHi_{EHINV}$  is mandatory. Instead, software must invalidate the TLB entries explicitly using TLBWI with  $EntryHi_{EHINV}=1$ .

# 9.15 PageGrain Register (CP0 Register 5, Select 1)

**Compliance Level:** Required for implementations of Release 2 (and subsequent releases) of the Architecture that include TLB-based MMUs and support 1 kB pages, the XI/RI TLB protection bits, multiple types of Machine Check exceptions; Required for SmartMIPS<sup>TM</sup> ASE; Required for XPA (Config3<sub>LPA</sub>=1); Optional otherwise.

The *PageGrain* register is a read/write register used for enabling 1 kB page support, the XI/RI TLB protection bits, reporting the type of Machine Check exception, and Extended Physical Addressing. The *PageGrain* register is present in both the SmartMIPS<sup>TM</sup> ASE and in Release 2 (and subsequent releases) of the Architecture. As such, the description below only describes the fields relevant to Release 2 of the Architecture. In implementations of both Release 2 of the Architecture and the SmartMIPS<sup>TM</sup> ASE, the ASE definitions take precedence. Figure 9-16 shows the format of the *PageGrain* register; Table 9.24 describes the *PageGrain* register fields.

### Figure 9-16 PageGrain Register Format

31	30	29	28	27	26	25 13	12	8	7	5	4 0
RIE	XIE	ELPA	ESP	IEC	S32	0	ASE		0		MCCause

### Table 9.24 PageGrain Register Field Descriptions

Fields				Read /		
Name	Bits	Description		Write	Reset State	Compliance
RIE	31	Read Inhibit Er	nable.	R/W or R	0	Required by
		Encoding	Meaning	(Pre-Release 6)	(Pre-Release 6)	SmartMIPS ASE;
		0	RI bit of the EntryLo0 and EntryLo1	R (Release 6)	(Release 6)	otherwise, optional
			registers is disabled and not writeable by software.	(Release 0)	(Release 0)	(Pre-Release 6)
		1	RI bit of the EntryLo0 and EntryLo1 registers is enabled.			Required
		mi i i i i i				(Release 6)
			onal. The existence of this bit is denoted <i>M</i> or <i>RXI</i> bits in <i>Config3</i> . If this bit is not			
		settable, then the implemented.	ne <i>RI</i> bit in the <i>EntryLo*</i> registers is not			

**Table 9.24 PageGrain Register Field Descriptions (Continued)** 

Field	ds			Do and /			
Name	Bits		Description	Read / Write	Reset State	Compliance	
XIE	30	Execute Inhibit	Enable.	R/W or R (Pre-Release 6)	0 (Pre-Release 6)	Required by SmartMIPS	
		Encoding	Meaning	R	1	ASE; other- wise, optional	
		0	XI bit of the EntryLo0 and EntryLo1 registers is disabled and not writeable by software.		(Pre-Release 6)  Required (Release 6)		
		1	XI bit of the EntryLo0 and EntryLo1 registers is enabled.			(Release 0)	
		by either the SI	onal. The existence of this bit is denoted <i>M</i> or <i>RXI</i> bits in the <i>Config3</i> register. If ttable, the <i>XI</i> bit in the <i>EntryLo*</i> registers inted.				
ASE	128	ASE and are no the Architecture	t used in implementations of Release 2 of e unless such an implementation also SmartMIPS <sup>TM</sup> ASE.	0	0	Required	
ELPA	29	Enables suppor	rt for large physical addresses.	R/W	0	Required	
		Encoding	Meaning			(Release 5)	
		0	Large physical address support is not enabled				
			1	Large physical address support is enabled (XPA)			
		cessor 0 registe  The PFNX fi ters is writable form the full  Access to ope LLAddr, Tag If this bit is a 0 registers or field ELPA is only we that support XP For implementa	the following changes occur to Copro- rs: eld of the <i>EntryLo0</i> and <i>EntryLo1</i> regis- le and concatenated with the <i>PFN</i> field to page frame number. tional CP0 registers with PA extension, $\alpha_{ALO}$ is defined. and $Config3_{LPA} = 1$ , then writes to above ds are ignored and reads return 0. Writeable in a Release 5 implementation PA i.e., $Config3_{LPA} = 1$ . tions prior to Release 5 of the Architecturns zero on read.				

**Table 9.24 PageGrain Register Field Descriptions (Continued)** 

Fields						
Name	Bits	-	Description	Read / Write	Reset State	Compliance
ESP	28	Enables support	for 1 kB pages.	R/W	0	Required
		Encoding	Meaning			
		0	1 kB page support is not enabled			
		1	1 kB page support is enabled			
		sor 0 registers:  • The <i>PFN</i> fiel ters holds the field is shifter tion).  • The <i>MaskX</i> hable and is controlor to form the "o"  • The <i>VPN2X</i> and bits 121  • The virtual are to reflect the If <i>Config3<sub>SP</sub></i> =	the following changes occur to coproces- d of the <i>EntryLo0</i> and <i>EntryLo1</i> regis- physical address down to bit 10 (the d left by 2 bits from the Release 1 defini- field of the <i>PageMask</i> register is writ- oncatenated to the right of the <i>Mask</i> field don't care" mask for the TLB entry. field of the <i>EntryHi</i> register is writable 1 of the virtual address. ddress translation algorithm is modified smaller page size. 0, 1 kB pages are not implemented, and dd on write and returns zero on read.			
IEC	27	Enables unique Execute-Inhibit	exception codes for the Read-Inhibit and exceptions.	R/W (Pre-Release 6)	0 (Pre-Release 6)	Required
		Encoding	Meaning		1 (Release 6)	
		0	0 Read-Inhibit and Execute-Inhibit exceptions both use the TLBL exception code.			
		1 Read-Inhibit exceptions use the TLBRI exception code. Execute-Inhibit exceptions use the TLBXI exception code				
		this bit is ignore	tions which follow the SmartMIPS ASE, and by the hardware, meaning the d Execute-Inhibit exceptions can only exception code.			
0	2513, 75	Must be written	as zero; returns zero on read.	0	0	Reserved

**Table 9.24 PageGrain Register Field Descriptions (Continued)** 

Field	ls			Dood /		
Name	Bits	_	Description	Read / Write	Reset State	Compliance
MCCause	MCCause 40		k Cause . Only valid after a Machine on.	R	0	Optional if multiple types
		Encoding	Meaning			of Machine Check are sup-
		0	No Machine Check Reported			ported.; Other-
		1	Multiple Hit in TLB(s).			wise not needed.
		2	Multiple Hits in TLB(s) for speculative accesses. The value in EPC might not point to the faulting instruction.			
		3	For Dual VTLB and FTLB. A page with EntryHi <sub>EHINV</sub> =0 is written into FTLB and PageMask is not set to a pagesize that is supported by the FTLB.			
		4	For Dual VTLB and FTLB. A page with EntryHi <sub>EHINV</sub> =0 is written into FTLB but the VPN2 field is not consistent with the TLB set selected by the Index register.			
		5	For Hardware Page Table Walker and Dual Page Mode of Directory Level PTEs - first PTE accessed from memory has PTEVld bit set but second PTE accessed from memory does not have PTEVld bit set.			
		6	For Hardware Page Table Walker and derived Huge Page size is power-of-4 but Dual Page mode not implemented.			
		24-31	Implementation specific			
		Others	Reserved			
			,			

### **Programming Note:**

In implementations of Release 2 (and any release prior to Release 6) of the Architecture, the following fields must be written with the specified values, and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

For Release 6: This is not a requirement because support for *EntryHi<sub>EHINV</sub>* is mandatory. Instead, software must invalidate the TLB entries explicitly using TLBWI and the properties of *EntryHi<sub>EHINV</sub>* 

Field	Required Value
EntryLoO <sub>PFN</sub> , EntryLo1 <sub>PFN</sub>	0
EntryLo0 <sub>PFNX</sub> , EntryLo1 <sub>PFNX</sub>	0

Field	Required Value
PageMask <sub>MaskX</sub>	0b11
EntryHi <sub>VPN2X</sub>	0

Note also that if *PageGrain* is changed, a hazard may be created between the instruction that writes *PageGrain* and a subsequent CACHE instruction. This hazard must be cleared using the EHB instruction.

## 9.16 SegCtI0 (CP0 Register 5, Select 2)

# 9.17 SegCtl1 (CP0 Register 5, Select 3)

## 9.18 SegCtl2 (CP0 Register 5, Select 4)

Compliance Level: Required for programmable memory segmentation; Optional otherwise.

The Segmentation Control registers allow configuring the memory segmentation system. If implemented, the Segmentation Configurations are always active.

The address space is split into six segments. The behavior of each region is controlled by a Segment Configuration. See Section 4.10 "Segmentation Control".

Segmentation Control allows address-specific behaviors defined by the Privileged Resource Architecture to be modified or disabled.

The Segmentation Control registers are instantiated per-VPE in an MT Module processor.

The existence of the Segmentation Control registers is denoted by the SC field within the Config3 register.

The *EntryHi* EHINV TLB invalidate feature is required by Segmentation Control. The legacy software method of representing an invalid TLB entry by using an unmapped address value is not guaranteed to work.

Figure 9.17 shows the format of the SegCt/O Register.

Figure 9.17 SegCtl0 Register Format (CP0 Register 5, Select 2)



Table 9.25 SegCtI0 Register Field Descriptions

Fields			Read /	
Name	Bits	Description	Write	Reset State
CFG 1	3116	Segment Configuration 1, see Table 9.28	R/W	Implementa-
CFG 0	150	Segment Configuration 0, see Table 9.28	R/W	tion Depen- dent

Figure 9.18 shows the format of the SegCt/1 Register.

### Figure 9.18 SegCtl1 Register Format (CP0 Register 5, Select 3)




### Table 9.26 SegCtl1 Register Field Descriptions

Fields			Read /	
Name	Bits	Description	Write	Reset State
CFG 3	3116	Segment Configuration 3, see Table 9.28	R/W	Implementa-
CFG 2	150	Segment Configuration 2, see Table 9.28	R/W	tion Depen- dent

Figure 9.19 shows the format of the SegCtl2 Register.

### Figure 9.19 SegCtl2 Register Format (CP0 Register 5, Select 4)



### Table 9.27 SegCtl2 Register Field Descriptions

Fields			Read /	
Name	Bits	Description	Write	Reset State
CFG 5	3116	Segment Configuration 5, see Table 9.28	R/W	Implementa-
CFG 4	150	Segment Configuration 4, see Table 9.28	R/W	tion Depen- dent

Table 9.28 describes the CFG (Segment Configuration) fields defined in all CFG fields of the Segmentation Control registers.

### Table 9.28 CFG (Segment Configuration) Field Description

Field	s		Read /	
Name	Bits	Description	Write	Compliance
PA	159	Physical address bits for Segment, for use when unmapped. See Section 4.10 "Segmentation Control". This field is provisioned to support mapping of up to a 36-bit physical address.	R/W	Required
0	87	Reserved.	R0	Required
AM	64	Access control mode. See Table 9.29.	R/W	Required
EU	3	Error condition behavior. Segment becomes unmapped and uncached when <i>Status</i> <sub>ERL</sub> =1.	R/W	Required

**Table 9.28 CFG (Segment Configuration) Field Description (Continued)** 

Field	s		Read /	
Name	Bits	Description	Write	Compliance
С	20	Cache coherency attribute, for use when unmapped. As defined by base architecture. See Table 9.12 on page 137 for the encoding of this field. For Release 6, writes of unsupported values leave the field unmodified, whereas in Release 5, such a write may result in <b>UNDEFINED</b> behavior.	R/W	Required

Table 9.29 describes the access control modes specifiable in the CFG<sub>AM</sub> field.

**Table 9.29 Segment Configuration Access Control Modes** 

Mode		Action when	referenced fro Mode	m Operating		
		User mode	Supervisor mode	Kernel mode	Description	
UK	000	Address Error	Address Error	Unmapped	Kernel-only unmapped region e.g. kseg0, kseg1	
MK	001	Address Error	Address Error	Mapped	Kernel-only mapped region e.g. kseg3	
MSK	010	Address Error	Mapped	Mapped	Supervisor and kernel mapped region e.g. ksseg, sseg	
MUSK	011	Mapped	Mapped	Mapped	User, supervisor and kernel mapped region e.g. useg, kuseg, suseg	
MUSUK	100	Mapped	Mapped	Unmapped	Used to implement a fully-mapped flat address space in user and supervisor modes, with unmapped regions which appear in kernel mode.	
USK	101	Address Error	Unmapped	Unmapped	Supervisor and kernel unmapped region e.g. sseg in a fixed mapping TLB.	
UUSK	111	Unmapped	Unmapped	Unmapped	Unrestricted unmapped region	

Table 9.30 describes a configuration of Segmentation Control equivalent to legacy fixed partitioning. This is a recommended reset configuration for conformance with legacy fixed segmentation.

**Table 9.30 Segment Configuration legacy reset state** 

CFG	Segment	АМ	PA	С	EU
0	kseg3	MK	Undefined	Undefined	0
1	ksseg, sseg	MSK	Undefined	Undefined	0
2	kseg1	UK	0x000	2	0
3	kseg0	UK	0x000	3	0
4	kuseg, suseg, useg	MUSK	0x002	Undefined	1
5	kuseg, suseg, useg	MUSK	0x000	Undefined	1

Table 9.31 describes the partitioning of the microMIPS32 Address Space and the virtual address range mapped by each Segment Configuration (CFG).

Table 9.31 Segment Configuration partitioning of MIPS32 address space

CFG	Virtual Address range	Equivalent Segment name(s)
0	0xffff ffff through 0xE000 0000	kseg3
1	0xDFFF FFFF through 0xC000 0000	ksseg, sseg
2	0xBFFF FFFF through 0xA000 0000	kseg1
3	0x9FFF FFFF through 0x8000 0000	kseg0
4	0x7FFF FFFF through 0x4000 0000	kuseg, useg, suseg
5	0x3FFF FFFF through 0x0000 0000	

## 9.19 PWBase Register (CP0 Register 5, Select 5)

**Compliance Level:** *Required* for the hardware page walker feature.

The *PWBase* register contains the Page Table Base virtual address, used as the starting point for hardware page table walking. It is used in combination with the *PWField* and *PWSize* registers.


The PWBase register is instantiated per-VPE in an MT Module processor.

The existence of this register is denoted when  $Config3_{PW}=1$ .

The operation of page table walking is described in Section 4.12 "Hardware Page Table Walker".

Figure 9.20 shows the format of the PWBase register; Table 9.32 describes the PWBase register fields.

### Figure 9.20 PWBase Register Format



#### **Table 9.32 PWBase Register Field Descriptions**

Field	s			Reset	
Name	Bits	Description	Write	State	Compliance
PWBase	310	Page Table Base address pointer	R/W	0	Required

# 9.20 PWField Register (CP0 Register 5, Select 6)

**Compliance Level:** *Required* for the hardware page walker feature.

The *PWField* register configures hardware page table walking for TLB refills. It is used in combination with the *PWBase* and *PWSize* registers.

The hardware page walker feature supports multi-level page tables - up to four directory levels plus one page table level. The lowest level of any page table system is an array of Page Table Entries (PTEs). This array is known as a Page Table (PT) and is indexed using bits from the faulting address. A single-level page table system contains only a single Page Table.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Table Entries. Levels above the lowest Page Table level are known as Directories. A directory consists of an array of pointers. Each pointer in a directory is either to another directory or to a Page Table.

The Page Table and the Directories are indexed by bits extracted from the faulting address. The *PWBase* register contains the base address of the first Directory or Page Table which will be accessed. The *PWSize* register specifies the number of index bits to be used for each level. The *PWField* register specifies the location of the index fields in the faulting address.

This register only exists if  $Config3_{PW}=1$ .

The PWField register is instantiated per-VPE in an MT Module processor.

If a synchronous exception condition is detected on a read operation during hardware page-table walking, the automated process is aborted and a TLB Refill exception is taken.

Figure 9.21 shows the formats of the *PWField* Register; Table 9.33 describes the *PWField* register fields.

## Figure 9.21 PWField Register Format

31 30	29 24	23 18	17 12	11 6	5 0
0	GDI	UDI	MDI	PTI	PTEI

### **Table 9.33 PWField Register Field Descriptions**

Field	ds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
0	3130	Must be written as zero; returns zero on read.	R0	0	Required
GDI	2924	Global Directory index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Global Directory. The number of index bits is specified by <i>PWSize<sub>GDW</sub></i> .  Release 6: Entire write is dropped if the write value to this field is less than 12.		(Pre-Release 6) 12 (Release 6)	Required when <i>PWSize<sub>GDW</sub></i> is implemented
UDI	2318	Upper Directory index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Upper Directory. The number of index bits is specified by <i>PWSize<sub>UDW</sub></i> .  Release 6: Entire write is dropped if the write value to this field is less than 12.	R/W	0 (Pre-Release 6) 12 (Release 6)	Required when <i>PWSize<sub>UDW</sub></i> is implemented
MDI	1712	Middle Directory index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Middle Directory. The number of index bits is specified by <i>PWSize<sub>MDW</sub></i> .  Release 6: Entire write is dropped if the write value to this field is less than 12.	R/W	0 (Pre-Release 6) 12 (Release 6)	Required when <i>PWSize<sub>MDW</sub></i> is implemented
PTI	116	Page Table index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Page Table. The number of index bits is specified by <i>PWSize<sub>PTW</sub></i> .  Release 6: Entire write is dropped if the write value to this field is less than 12.  If PTI is not a power of four, the pagesize is downgraded to the nearest power of four.	R/W	0 (Pre-Release 6) 12 (Release 6)	Required

**Table 9.33 PWField Register Field Descriptions (Continued)** 

Field	ls		Read /		
Name	Bits	Description	Write	Reset State	Compliance
PTEI	50	Page Table Entry shift. Specifies the logical right shift and rotation which will be applied to Page Table Entry values loaded by hardware page table walking.	R/W	2	Required
		The entire PTE is logically right shifted by <i>PTEI-2</i> bits first. The purpose of this shift is to remove the SW-only bits from what will be written into the TLB entry. Then the two least-significant bits of the shifted value are rotated into position for the RI and XI protection bit locations within the TLB entry.			
		A value of 2 means rotate the right-most two bits into the RI/XI bit positions for the TLB entry.			
		A value of 3 means logical shift right by one bit the entire PTE and then rotate the right-most twobits into the RI/XI positions for the TLB entry. A value of 4 means logical shift right by two bits the entire PTE and then rotate the right-most two bits into the RI/XI positions for the TLB entry.			
		For Pre-Release 6, the values of 1 and 0 are RESERVED and should not be used; the operation of the HW Page Walker is <b>UNPREDICTABLE</b> for these cases.			
		For Release 6, a write of an unsupported value leaves the register unmodified. Values of 0,1 are unsupported, 2 is required, and all other values are optional and implementation-specific.			
		Software can discover the available values by writing this field. If the requested shift value is not available, <i>PTEI</i> will remain unchanged.			

Note that the *PTEI* field can be incorrectly programmed so that the entire PFN, C, V, G TLB fields are overwritten with zeros by the logical right shift operation. The intention of this facility is to only remove the SW-only bits of the PTE from the value which will be later written into the TLB.

# 9.21 PWSize Register (CP0 Register 5, Select 7)

**Compliance Level:** *Required* for the hardware page walk feature.

The *PWSize* register configures hardware page table walking for TLB refills. It is used in combination with the *PWBase* and *PWField* registers.

The operation of page table walking is described in Section 4.12 "Hardware Page Table Walker".

The hardware page walk feature supports multi-level page tables - up to three directory levels plus one page table level. The lowest level of any page table system is an array of Page Table Entries (PTEs). This array is known as a

Page Table (PT) and is indexed using bits from the faulting address. A single-level page table system contains only a single Page Table.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Table Entries. Levels above the lowest Page Table level are known as Directories. A directory consists of an array of pointers. Each pointer in a directory is either to another directory or to a Page Table.

The Page Table and the Directories are indexed by bits extracted from the faulting address *BadVAddr*. The *PWBase* register contains the base address of the first Directory or Page Table which will be accessed. The *PWSize* register specifies the number of index bits to be used for each level. The *PWField* register specifies the location of the index fields in *BadVAddr*.

Index values used to access Directories are multiplied by the native pointer size for the refill. For 32-bit addressing, the native pointer size is 32 bits (2 bit left shift). The index value used to access the Page Table is multiplied by the native pointer size. An additional multiplier (left shift value) can be specified using the *PWSize*<sub>PTEW</sub> field. This allows space to be allocated in the Page Table structure for software-managed fields.

This register only exists if  $Config3_{PW}=1$ .

The *PWSize* register is instantiated per-VPE in an MT Module processor.

Figure 9.22 shows the formats of the PWSize Register; Table 9.34 describes the PWSize register fields.

## Figure 9.22 PWSize Register Format

31	30	29	24	23 18	17 12	11 6	5	)
0	PS		GDW	UDW	MDW	PTW	PTEW	

### **Table 9.34 PWSize Register Field Descriptions**

Field	ds			Read /		
Name	Bits		Description	Write	Reset State	Compliance
0	31	Must be written	as zero; returns zero on read.	0	0	Required
PS	0		Pointer Size - this is only used by the 64-bit architectures. For the 32-bit architectures, this bit is fixed to 0.		0	Required
GDW	2924	Global Director	y index width.	R/W	0	Recommended
		Value	Meaning			
		0	No read is performed using Global Directory index.			
		Non-zero	Number of bits to be extracted from <i>BadVAddr</i> to create an index into the Global Directory. The least significant bit of the field is specified by <i>PWField<sub>GDI</sub></i> .		0	
UDW	2318	Upper Directory	y index width.	R/W	0	Recommended
		Value	Meaning			
		0	No read is performed using Upper Directory index.			
		Non-zero	Number of bits to be extracted from <i>BadVAddr</i> to create an index into the Upper Directory. The least significant bit of the field is specified by <i>PWField<sub>UDI</sub></i> .			
MDW	1712	Middle Director	ry index width	R/W	0	Recommended
1,12,11	17.1.12	Value	Meaning			
		0	No read is performed using Middle Directory index.			
		Non-zero	Number of bits to be extracted from BadVAddr to create an index into the Middle Directory. The least significant bit of the field is specified by PWField <sub>MDI</sub> .			

**Table 9.34 PWSize Register Field Descriptions (Continued)** 

Field	ls			Read /		
Name	Bits		Description	Write	Reset State	Compliance
PTW	7 116 Page Table index width. Value 0 meaning has changed for Release 6.		R/W	0 (Pre-Release 6)	Required	
		Value	Meaning		(Release 6)	
		0	Pre-Release 6: UNPREDICTABLE Release 6: Write of 0 is ignored; entire write is dropped.			
		Non-zero	Number of bits to be extracted from <i>BadVAddr</i> to create an index into the Page Table. The least significant bit of the field is specified by <i>PWField</i> <sub>PTI</sub> .			
PTEW	50	addition to the s size of the mach The set of availa Software can di- field. If the requ	it shift applied to the Page Table index, in hift required to account for the native data nine.  able shifts is implementation-dependent. scover the available values by writing this tested shift value is not available, PTEW as zero. A shift of one must be imple-	R/W	0	Required

Table 9.35 describes valid PWSize  $_{PS/PTEW}$  and PWCtl $_{HugePg}$  settings.

### Table 9.35 PS/PTEW Usage

PWSize <sub>PS</sub>	PWCtl <sub>HugePg</sub>	PWSize <sub>PTEW</sub>	Pointer Addressing	Directory Pointer Size	Non-Leaf PTE Size	Leaf PTE Size	Suggested Use Case
0	0	0	32 bits	32 bits	N/A	32 bits	32-bit
0	0	1	32 bits	32 bits	N/A	64 bits	32-bit with PA>32bits
0	1	0	32 bits	32 bits	32 bits	32 bits	32-bit with Huge Pages
0	1	1	32 bits	64 bits <sup>1</sup>	64 bits	64 bits	32-bit with Huge Pages & PA>32 bits
N/A	N/A	>1					Not supported

<sup>1.</sup> The "Directory Pointer Size" column denotes how many bytes of memory is used for each pointer in the directory levels. If this size is larger than the pointer itself, the pointer uses the least significant bytes.

# 9.22 Wired Register (CP0 Register 6, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *Wired* register is a read/write register that specifies the boundary between the wired and random entries in the TLB as shown in Figure 9.23.




Figure 9.23 Wired And Random Entries In The TLB

The width of the *Wired* field is calculated in the same manner as that described for the *Index* register. *Wired* entries are fixed, non-replaceable entries which are not overwritten by a TLBWR instruction. *Wired* entries can be overwritten by a TLBWI instruction.

The Wired register is set to zero by a Reset Exception. Writing the Wired register causes the Random register to reset to its upper bound.

The operation of the processor is **UNDEFINED** if a value greater than or equal to the number of TLB entries is written to the *Wired* register.

Release 6 adds the *Limit* field. The intent of a non-zero value for this field is to place a limit on the number of wired entries in a TLB such that non-wired entries may be shared in a common physical TLB by multiple VPEs (as defined in the Multi-threading (MT) Module, Volume IV-f), or Guests and Root (see the Virtualization Module, Volume IV-i). For Release 6, if the Limit field is greater than 0, and a value greater than Limit is written to the *Wired* field, then the write is ignored.

A Reset Exception does not impact the state of *Limit*.

In Release 6, the Random register is no longer supported.

Figure 9.23 shows the format of the Wired register; Table 9.36 describes the Wired register fields.

## Figure 9.24 Wired Register Format

31	m m-1 16	5 15 n	n-1 0
0	Limit	0	Wired

## **Table 9.36 Wired Register Field Descriptions**

Fiel	lds			Read/		
Name	Bits		Description	Write	Reset State	Compliance
0	31m		n as zero; returns zero on read. s field is determined by <i>Limit</i> .	0	0	Reserved
Limit	·				Preset by hard- ware	Required (Release 6)
		Encoding	Meaning			
		0	Pre Release 6 compatibility. The maximum number of wired entries may be equal to the number of TLB entries minus one. The field is reserved i.e., writes are ignored, reads return 0s.			
		>0	The maximum number of wired entries, which must be less than the number of TLB entries minus one. The number of wired entries is implementation-dependent and is equal to Limit.			
0	15n		n as zero; returns zero on read.	0	0	Reserved
W7:	- 1.0		s field is determined by Wired.	D/W	0	D : J
Wired	n-10	TLB wired bou	ilidar y	R/W	U	Required

## 9.23 PWCtl Register (CP0 Register 6, Select 6)

**Compliance Level:** *Required* for the hardware page walker feature.

The *PWCtl* register configures hardware page table walking for TLB refills. It is used in combination with the *PWBase*, *PWField* and *PWSize* registers.

Hardware page table walking is disabled when *PWCtl<sub>PWEn</sub>*=0.

The hardware page walker feature supports multi-level page tables - up to four directory levels plus one page table level. The lowest level of any page table system is an array of Page Table Entries (PTEs). This array is known as a Page Table (PT) and is indexed using bits from the faulting address. A single-level page table system contains only a single Page Table.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Table Entries. Levels above the lowest Page Table level are known as Directories. A directory consists of an array of pointers. Each pointer in a directory is either to another directory or to a Page Table.


The Page Table and the Directories are indexed by bits extracted from the faulting address *BadVAddr*. The *PWBase* register contains the base address of the first Directory or Page Table which will be accessed. The *PWSize* register specifies the number of index bits to be used for each level. The *PWField* register specifies the location of the index fields in *BadVAddr*.

The existence of this register is denoted when  $Config3_{PW}=1$ .

The *PWField* register is instantiated per-VPE in an MT Module processor.

Figure 9.25 shows the formats of the *PWCtl* Register; Table 9.37 describes the *PWCtl* register fields.

#### Figure 9.25 PWCtl Register Format



### **Table 9.37 PWCtl Register Field Descriptions**

Field	s		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
PWEn	31	Hardware Page Table walker enable If this bit is set, then the Hardware Page Table is enabled.	R/W	0	Required	
-	308	Reserved, Must be written as zero; returns zero on read.	R0	0	Required	
DPH	7	Dual Page format of Huge Page support. This bit is only used when <i>HugePg</i> =1.  If <i>DPH</i> bit is set, then a Huge Page PTE can represent a power-of-4 memory region or a 2x power-of-4 memory region. For the first case, one PTE is used for even TLB page and the adjacent PTE is used for the odd PTE. For the latter case, the Hardware will synthesize the physical addresses for both the even and odd TLB pages from the single PTE entry.  If <i>DPH</i> bit is clear, then a Huge Page PTE can only represent a region that is 2 x power-of-4 in size. For this case, the Hardware will synthesize the physical addresses for both the even and odd TLB pages from the single PTE entry.	R or R/W	0	Required	
HugePg	6	Huge Page PTE supported in Directory levels. If this bit is set, then Huge Page PTE in non-leaf table (i.e., directory level) is supported.	R or R/W	0	Required	
PSn	5:0	Bit position of <i>PTEvId</i> in Huge Page PTE. Only used when <i>HugePg</i> field is set.	R/W	0	Required	

If the implementation supports Huge Pages, then Software enables Huge Pages by setting  $PWCtl_{HugePg}$ =1. Software can disable Huge Pages by setting  $PWCtl_{HugePg}$  = 0. An implementation that does not support Huge Pages is required to hardwire  $PWCtl_{HugetPg}$  = 0 read-only. Software can determine Huge Page support by writing 1 to  $PWCtl_{HugePg}$ , if a following read returns 0, then Huge Page support is not implemented.

The *PWCtlPsn* field is provisioned at 6 bits, allowing a starting bit position for *PTEvId* up to bit 64 in the PTE. An implementation may choose to support a more limited range by hardwiring an implementation defined number of the high order bits of  $PWCtl_{Psn}$  to 0. Software can determine the supported range by writing ones to  $PWCtl_{Psn}$  then reading.

Table 9.38 describes how the *HugePg* field is used to denote whether Huge Pages are supported or not.

Table 9.38 HugePg Field and Huge Page configurations

	Type of Entry Rsvd Field in				
PWCTL <sub>HugePg</sub>	Non-Leaf	Leaf	leaf entry	Comment	
0	Always Pointer	Always PTE	X	No Huge-Page Support	
	PTE <sub>PTEVld</sub> not used	PTE <sub>PTEVld</sub> not used			
1	PTE <sub>PTEVId</sub> =0 means Pointer	Always PTE	Must be 0	Huge-Page Support	
	PTE <sub>PTEVld</sub> =1 means Huge Page	PTE <sub>PTEVld</sub> not used			

Table 9.39 describes how Huge Pages are represented in the Directory Levels.

**Table 9.39 Huge Page representation in Directory Levels** 

	Size of H		
PWCTL <sub>DPH</sub>	Power of 4	non-Power of 4	Comment
0	Not Allowed	Allowed	Huge-Page region can only be 2x power-of-4
	If encountered, HW Page Walker aborts and TLB Refill exception is taken.	1 8	
1	Allowed	Allowed	Huge-Page region can be any power-of- 2
	Two PTEs are read from memory by the HW Page Walker to be used for the Even and Odd TLB page entries.	Even TLB page and Odd TLB page entries both derived from single PTE	(either power of 4 or 2x power-of-4)

# 9.24 HWREna Register (CP0 Register 7, Select 0)

**Compliance Level:** *Required* (Release 2), *Optional* (Release 6 nanoMIPS)

The *HWREna* register contains a bit mask that determines which hardware registers are accessible via the RDHWR instruction when that instruction is executed in a mode in which coprocessor 0 is not enabled.

Release 6 adds access to CP0 PerfCnt and Config5XNP

For Release 6 nanoMIPS (*Config3<sub>MMAR</sub>*=3), if *Config5<sub>NMS</sub>*=1, then *HWREna* is not supported, that is, writes are ignored and reads return 0s.

Figure 9.26 shows the format of the HWREna Register; Table 9.40 describes the HWREna register fields.

### Figure 9.26 HWREna Register Format



### **Table 9.40 HWREna Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Impl	3130	These bits enable access to the implementation-dependent hardware registers 31 and 30.	R/W	0	Optional - Reserved for Implementations
		If a register is not implemented, the corresponding bit returns a zero and is ignored on write.			
		If a register is implemented, access to that register is enabled if the corresponding bit in this field is a 1 and disabled if the corresponding bit is a 0.			
Mask	290	Each bit in this field enables access by the RDHWR instruction to a particular hardware register (which may not be an actual register).	R/W	0	Required
		If RDHWR register 'n' is not implemented, bit 'n' of this field returns a zero and is ignored on a write.			
		If RDHWR register 'n' is implemented, access to the register is enabled if bit 'n' in this field is a 1 and disabled if bit 'n' of this field is a 0.  See the RDHWR instruction for a list of valid hardware registers.			
		Table 9.41 lists the RDHWR registers, and register number 'n' corresponds to bit 'n' in this field.			

**Table 9.41 RDHWR Register Numbers** 

Register Number	Mnemonic	Description			Compliance
0	CPUNum		Number of the CPU on which the program is currently running. This register provides read access to the coprocessor 0 <i>EBase</i> <sub>CPUNum</sub> field.		
1	SYNCI_Step	description for the use should be zero if there (either because there a writes to the data cach	Address step size to be used with the SYNCI instruction. See that instruction's description for the use of this value. In the typical implementation, this value should be zero if there are no caches in the system which must be synchronize (either because there are no caches, or because the instruction cache tracks writes to the data cache). In other cases, the return value should be the smallest line size of the caches that must be synchronize.		
2	CC	_	High-resolution cycle counter. This register provides read access to the coprocessor 0 <i>Count</i> Register.		
	CCRes		Resolution of the CC register. This value denotes the number of cycles between update of the register. For example:		
		CCRes Value	Meaning		
3		1	CC register increments every CPU cycle		
		2	CC register increments every second CPU cycle		
		3	CC register increments every third CPU cycle		
			etc.		
4	PerfCnt	Performance Counter Pair. Even <i>sel</i> selects the <i>Control</i> register, while odd <i>sel</i> selects the <i>Counter</i> register in the pair.			Required if any PerfCntregister is implemented (Release 6)
5	XNP	tions. If set to 1, the in implementation. In the	Indicates support for Release 6 Paired LL/SC (e.g., LLWP) family of instructions. If set to 1, the instructions are not present, otherwise present in the implementation. In the absence of hardware support for paired atomics, user software may emulate the instruction's behavior through other means. See Config5 <sub>XNP</sub> .		
6-28		These registers numbers are reserved for future architecture use. Access results in a Reserved Instruction Exception.			Reserved
29	ULR	User Local Register. This register provides read access to the coprocessor 0 <i>UserLocal</i> register, if it is implemented. In some operating environments, the <i>UserLocal</i> register is a pointer to a thread-specific storage block. In Release 6, the <i>UserLocal</i> register is required.			Required if the UserLocal register is implemented
30-31		These register numbers are reserved for implementation-dependent use. If they are not implemented, access results in a Reserved Instruction Exception.			Optional

Using the *HWREna* register, privileged software may select which of the hardware registers are accessible via the RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Exception, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide direct access to the *Count* register, access to that register may be individually disabled and the return value can be virtualized by the operating system.

Software may determine which registers are implemented by writing all ones to the *HWREna* register, then reading the value back. If a bit reads back as a one, the processor implements that hardware register.

## 9.25 BadVAddr Register (CP0 Register 8, Select 0)

#### Compliance Level: Required.

The *BadVAddr* register is a read-only register that captures the most recent virtual address that caused one of the following exceptions:

- Address error (AdEL or AdES)
- TLB Refill
- TLB Invalid (TLBL, TLBS)
- · TLB Modified

The *BadVAddr* register does not capture address information for cache or bus errors, or for Watch exceptions, since none is an addressing error.

The reported faulting address should be aligned to the direct cause of the fault. For example, if an access is split across a page for a processor that supports a TLB based MMU, and the second access causes a fault, then the faulting address should be aligned to the second access and not the first.

Figure 9.27 shows the format of the BadVAddr register; Table 9.42 describes the BadVAddr register fields.

### Figure 9.27 BadVAddr Register Format



#### **Table 9.42 BadVAddr Register Field Descriptions**

Fields			Read/		
Name	Bits	Description	Write	Reset State	Compliance
BadVAddr	310	Bad virtual address	R	Undefined	Required

## 9.26 BadInstr Register (CP0 Register 8, Select 1)

Compliance Level: Pre-Release 6 - Optional

**Release 6 -** Required unless Config $5_{NMS} = 1$ 

The *BadInstr* register is a read-only register that capture the most recent instruction which caused one of the following exceptions:

Instruction validity

Coprocessor Unusable, Reserved Instruction

Execution Exception

Integer Overflow, Trap, System Call, Breakpoint, Floating-Point, Coprocessor 2 exception

Addressing

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The *Badlnstr* register is provided to allow acceleration of instruction emulation. The *Badlnstr* register is only set by exceptions which are synchronous to an instruction. The *Badlnstr* register is not set by Interrupts, NMI, Machine check, Bus Error or Cache Error exceptions. The *Badlnstr* register is not set by Watch or EJTAG exceptions.

When a synchronous exception occurs for which there is no valid instruction word (for example TLB Refill - Instruction Fetch), the value stored in *Badlnstr* is **UNPREDICTABLE**.

For Release 6 nanoMIPS, BadInstrX has been introduced to support emulation of larger than 32-bit instructions.

The rules for updating BadInstr and BadInstrX (if supported) depend on the width of the instruction:

- A 32-bit instruction updates only BadInstr. BadInstrX, if supported, is UNPREDICTABLE.
- A 16-bit instruction is placed in the most-significant 16-bits of the BadInstr field of *BadInstr*. All other bits of *BadInstr(X)* are **UNPREDICTABLE**.
- For a 48-bit instruction, the most-significant 32-bits are placed in the BadInstr field of *BadInstr* and the least-significant 16-bits are placed in the BadInstrX field of *BadInstrX*.

Presence of the *BadInstr* register is indicated by the *Config3<sub>BI</sub>* bit set to 1. For Release 6 (or after), the *Config3<sub>BI</sub>* bit must always be set to 1 unless  $Config5_{NMS} = 1$ .

The BadInstr register is instantiated per-VPE in a processor that implements the MT Architecture Extension.

Figure 9.28 shows the proposed format of the BadInstr register; Table 9.43 describes the BadInstr register fields.

### Figure 9.28 BadInstr Register Format



## **Table 9.43 BadInstr Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
BadInstr	31:0	Faulting instruction encoding.  See rules in description to determine how this field is to be updated by hardware, depending on width of instruction.	R	Undefined	Required

## 9.27 BadInstrP Register (CP0 Register 8, Select 2)

Compliance Level: Pre-Release 6 - Optional

**Release 6 -** Required unless Config3<sub>MMAR</sub> = 3, then BadInstrP is not supported.

The BadInstrP register is used in conjunction with the BadInstr register. The BadInstrP register contains the prior branch instruction, when the faulting instruction is in a branch delay slot.

The BadInstrP register is updated for these exceptions:

Instruction validity

Coprocessor Unusable, Reserved Instruction

Execution Exception

Integer Overflow, Trap, System Call, Breakpoint, Floating-Point, Coprocessor 2 exception

Addressing

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The BadInstrP register is provided to allow acceleration of instruction emulation. The BadInstrP register is only set by exceptions which are synchronous to an instruction. The BadInstrP register is not set by Interrupts, NMI, Machine check, Bus Error or Cache Error exceptions. The BadInstr register is not set by Watch or EJTAG exceptions.

When a synchronous exception occurs and the faulting instruction is not in a branch delay slot, then the value stored in *BadInstrP* is **UNPREDICTABLE**.

Presence of the *BadInstrP* register is indicated by the *Config3<sub>BP</sub>* bit set to 1. The *BadInstrP* register is instantiated per-VPE in an MT Module processor. For Release 6 the *Config3<sub>BP</sub>* bit must be set to 1 if  $Config3_{MMAR} < 3$ , that is nano-MIPS is not supported.

Figure 9.29 shows the proposed format of the BadInstrP register; Table 9.44 describes the BadInstrP register fields.

#### Figure 9.29 BadInstrP Register Format



### **Table 9.44 BadInstrP Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
BadInstrP	31:0	Prior branch instruction.  See rules in description for <i>Badlnstr</i> to determine how this field is to be updated by hardware, depending on width of instruction.	R	Undefined	Required

# 9.28 BadInstrX Register (CP0 Register 8, Select 3)

**Compliance Level:** Required for nanoMIPS unless Config $5_{NMS} = 1$ .


The *BadInstrX* register is an extension of *BadInstr* and is utilized for emulation of nanoMIPS instructions that are wider than 32-bits.

BadInstrX is only updated for 48-bit instructions when BadInstr itself is updated. The least-significant 16-bits of the 48-bit instruction encoding are written to BadInstrX by hardware. For all other cases where BadInstr is updated, BadInstrX is UNPREDICTABLE. See description of BadInstr for the exception conditions when BadInstrX is to be updated.

Presence of the *BadInstrX* register is indicated when *Config3<sub>BI</sub>* bit set to 1 and *Config3<sub>MMAR</sub>* = 3. However, if  $Config5_{NMS} = 1$ , then *BadInstrX* is not supported.

Figure 9.30 shows the proposed format of the BadInstr register; Table 9.45 describes the BadInstr register fields.

#### Figure 9.30 BadInstrX Register Format



#### **Table 9.45 BadInstr Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
BadInstrX	31:16	48-bit Faulting instruction, instruction encoding bits [15:0].  See rules in description for <i>Badlnstr</i> to determine how this field is to be updated by hardware, depending on width of instruction.	R	Undefined	Required
Reserved	15:0	Reserved. Writes are ignored, reads return 0.	R	0	Reserved

# 9.29 Count Register (CP0 Register 9, Select 0)

#### **Compliance Level:** Required.

The *Count* register acts as a timer, incrementing at a constant rate, whether or not an instruction is executed, retired, or any forward progress is made through the pipeline. The rate at which the counter increments is implementation-dependent, and is a function of the pipeline clock of the processor, not the issue width of the processor. The preferred implementation is to increment the *Count* register once per processor cycle.

It is implementation-dependent whether the *Count* register continues to count or stops when the processor enters a low power mode, as might occur after executing the Wait instruction.

The *Count* register can be written for functional or diagnostic purposes, including at reset or to synchronize processors.

The Count register can also be read via RDHWR register 2.

Figure 9.31 shows the format of the Count register; Table 9.46 describes the Count register fields.

### Figure 9.31 Count Register Format



#### **Table 9.46 Count Register Field Descriptions**

Fields			Read/		
Name	Bits	Bits Description		Reset State	Compliance
Count	310	Interval counter	R/W	Undefined	Required

# 9.30 Reserved for Implementations (CP0 Register 9, Selects 6 and 7)

**Compliance Level:** *Implementation-dependent.* 

CP0 register 9, Selects 6 and 7 are reserved for implementation-dependent use and are not defined by the architecture.

# 9.31 EntryHi Register (CP0 Register 10, Select 0)

**Compliance Level:** Required for TLB-based MMU; Optional otherwise.

The EntryHi register contains the virtual address match information used for TLB read, write, and access operations.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits VA<sub>31..13</sub> of the virtual address to be written into the VPN2 field of the EntryHi register. An implementation of Release 2 of the Architecture which supports 1 kB pages also writes VA<sub>12..11</sub> into the VPN2X field of the EntryHi register. A TLBR instruction writes the EntryHi register with the corresponding fields from the selected TLB entry. The ASID field is written by software with the current address space identifier value and is used during the TLB comparison process to determine TLB match.


Because the ASID field is overwritten by a TLBR instruction, software must save and restore the value of ASID around use of the TLBR. This is especially important in TLB Invalid and TLB Modified exceptions, and in other memory management software.

In Release 3 of the architecture, the *VPN2* field of the TLB entry can be optionally invalidated. When this is done, the invalidated entry is ignored on address match for memory accesses. One method of invalidating the *VPN2* field is the use of the *EHINV* field with the TLBWI instruction. This field exists if  $Config4_{IE}$  is set to a value of 2 or 3. This field is overwritten by a TLBR instruction, so software must save and restore the value of the EHINV field around the use of the TLBR instruction. This is especially important for the subsequent usage of TLBWI instructions.

The VPNX2 and VPN2 fields of the EntryHi register are not defined after an address error exception and these fields may be modified by hardware during the address error exception sequence. Software writes of the EntryHi register (via MTC0) do not cause the implicit write of address-related fields in the BadVAddr or Context registers.

Figure 9.32 shows the format of the EntryHi register; Table 9.47 describes the EntryHi register fields.





### **Table 9.47 EntryHi Register Field Descriptions**

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
VPN2	3113	VA <sub>3113</sub> of the virtual address (virtual page number / 2). This field is written by hardware on a TLB exception or on a TLB read, and is written by software before a TLB write.	R/W	Undefined	Required	

Table 9.47 EntryHi Register Field Descriptions (Continued)

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
VPN2X	1211	In Release 2 of the Architecture (and subsequent releases), the $VPN2X$ field is an extension to the $VPN2$ field to support 1 kB pages. These bits are not writable by either hardware or software unless $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ . If enabled for write, this field contains $VA_{1211}$ of the virtual address and is written by hardware on a TLB exception or on a TLB read, and is by software before a TLB write. If writes are not enabled, and in implementations of Release 1 of the Architecture, this field must be written with zero and returns zeros on read.	R/W	0	Required (Release 2 and 1 kB Page Sup- port)
EHINV	10	TLB HW Invalidate  If $Config4_{IE} > 1$ , and this bit is set, the TLBWI instruction will invalidate the VPN2 field of the selected TLB entry.  If $Config4_{IE} > 1$ , a TLBR instruction will update this field withe the VPN2 invalid bit of the read TLB entry.	R/W	0	Optional (Release 3). Required for TLBWI hardware invalidate support, or if Config4 <sub>IE</sub> =2 or 3.  Required (Release 6)
ASIDX	98	If $Config4_{AE} = 1$ then these bits extend the ASID field.  If $Config4_{AE} = 0$ then Must be written as zero; returns zero on read.  If $Config5_{MF} = 1$ , then writes to ASIDX are ignored, reads return 0. See CP0 $MemoryMapID$ and $Config5_{MI/GI}$ for additional detail.	R/W, R0	Undefined if R/W, R0	Required
ASID	70	Address space identifier. This field is written by hardware on a TLB read and by software to establish the current ASID value for TLB write and against which TLB references match each entry's TLB ASID field.  If Config5 <sub>M</sub> =1, then writes to ASID are ignored, reads return 0. See CP0 MemoryMapID and Config5 <sub>MI/GI</sub> for additional detail.	R/W, R0	Undefined if R/W, R0	Required (TLB MMU)

In implementations of Release 2 (and any subsequent releases prior to Release 6) of the Architecture, the *VPN2X* field of the *EntryHi* register must be written with zero and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

For Release 6, this is not a requirement because support for  $EntryHi_{EHINV}$  is mandatory. Instead, software must invalidate the TLB entries explicitly using TLBWI with  $EntryHi_{EHINV}=1$ .

### 9.32 Compare Register (CP0 Register 11, Select 0)

#### **Compliance Level:** *Required.*

The *Compare* register acts in conjunction with the *Count* register to implement a timer and timer interrupt function. The *Compare* register maintains a stable value and does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, an interrupt request is made. In Release 1 of the architecture, this request is combined in an implementation-dependent way with hardware interrupt 5 to set interrupt bit IP(7) in the *Cause* register. In Release 2 (and subsequent releases) of the Architecture, the presence of the interrupt is visible to software via the  $Cause_{TI}$  bit and is combined in an implementation-dependent way with a hardware or software interrupt. For Vectored Interrupt Mode, the interrupt is at the level specified by the  $IntCtl_{IPTI}$  field.

Writing a value to the *Compare* register, as a side effect, clears the timer interrupt. Figure 9.33 shows the format of the *Compare* register; Table 9.48 describes the *Compare* register fields.

### Figure 9.33 Compare Register Format



#### **Table 9.48 Compare Register Field Descriptions**

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Compare	310	Interval count compare value	R/W	Undefined	Required

#### **Programming Note:**

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the *Compare* register is written. See 6.1.2.1 "Software Hazards and the Interrupt System" on page 95.

# 9.33 Reserved for Implementations (CP0 Register 11, Selects 6 and 7)

**Compliance Level:** *Implementation-dependent.* 

CP0 register 11, Selects 6 and 7 are reserved for implementation-dependent use and are not defined by the architecture.


# 9.34 Status Register (CP Register 12, Select 0)

#### Compliance Level: Required.


The *Status* register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Fields of this register combine to create operating modes for the processor. See "MIPS32, microMIPS32, and nanoMIPS32 Operating Modes" on page 21 for a discussion of operating modes, and "Interrupts" on page 74 for a discussion of interrupt modes.

Figure 9.35 shows the format of the *Status* register for Pre-Release 6; Figure 9.35 shows the format of the *Status* register for Release 6; Table 9.49 describes the *Status* register fields.

### Figure 9.34 Status Register Format for Pre-Release 6



### Figure 9.35 Status Register Format for Release 6



**Table 9.49 Status Register Field Descriptions** 

Fields						Read /	Reset		
Name	Bits			Description	Write	State	Compliance		
CU (CU3	3128	Contro	ols access to co	processors 3, 2, 1, and 0, respectively:		R/W	Undefined	Required for all	
CU0)			Encoding	Meaning				implemented coprocessors	
			0	Access not allowed				(Pre-Release 6)	
			1	Access allowed					
		Kerne bit. In Rel 64-bit of all t COP1 used a If ther spondi Releas previo write I proces	ease 2 (and sub- implementation floating-point in X opcode, is cound is reserved to the is no provision ing CU bit must se 1 implementations MIPS proce- bit, even thoughts sor. In a Release	ays usable when the processor is running ag Mode, independent of the state of the desequent releases) of the Architecture, and ans of Release 1 of the Architecture, execunstructions, including those encoded with outrolled by the CU1 enable. CU3 is no log for future use by the Architecture. On for connecting a coprocessor, the correst be ignored on write and read as zero. In action, and for backward compatibility with assors, CU3 may be implemented as a read in its state does not affect the operation of see 2 implementation CU3 is not used, and on write and read as zero.	d for ution in the onger				
CU (CU3	3129			processors 3, 2, and 1, respectively:		R/W	Undefined	Required for all	
CU1)			Encoding	Meaning				implemented	
			0	Access not allowed				(Release 6)	
			1	Access allowed					
		of all is COP1 used a If ther spondi Release previous write Is	implementation floating-point in X opcode, is cound is reserved in its implementation of the implementation of	osequent releases) of the Architecture, and an sof Release 1 of the Architecture, execunstructions, including those encoded with outrolled by the <i>CU1</i> enable. <i>CU3</i> is no lost for future use by the Architecture. On for connecting a coprocessor, the correst be ignored on write and read as zero. In ation, and for backward compatibility with a sors, <i>CU3</i> may be implemented as a read it its state does not affect the operation of se 2 implementation <i>CU3</i> is not used, and on write and read as zero.	ution in the conger in a th ind/				
RW	28	effects except	s. A use case is	s bit can be written by software without s for the kernel to set this bit to signify tha s due to user code, prior to saving Status t	at the	R/W	Undefined	Required (Release 6)	
RP	27	cific o If this as zero	peration of this bit is not imple o. If this bit is i	rer mode on some implementations. The safetit is implementation-dependent.  The safetit is implementation-dependent.  The safetit is implemented, it must be ignored on write and implemented, the reset state must be zero at full performance.	read	R/W	0	Optional (Pre-Release 6)	

**Table 9.49 Status Register Field Descriptions (Continued)** 

Fields Name Bits					Read /	Reset		
Name	Bits		Description	Write	State	Compliance		
0	27	This bit must be wri	tten as zero; returns zero on read.		0	0	Reserved (Release 6)	
FR	26		ntrol the floating-point register mode for	64-bit	R/W	Undefined	Required	
		floating-point units:		(Pre-Release 6)				
		Encoding	Meaning		0)	1/0		
		0	Floating-point registers can contain		R			
			any 32-bit datatype. 64-bit datatypes		(Release 6)			
			are stored in even-odd pairs of registers.					
		1 Floating-point registers can contain						
			any datatype					
		In Release 1 of the A	Architecture, only MIPS64 processors co	uld				
		implement a 64-bit f						
		` .	t releases), both 32-bit and 64-bit process					
		*	bit floating-point unit. As of Release 5 o					
			ing-point is implemented then $FR = 1$ is bit FPU, with the $FR = 1$ 64-bit FPU reg					
		_	The $FR = 0$ 32-bit FPU register model co					
		ues to be required.						
			bi-modal support for both 32-bit and 64-	bit				
			in a 64-bit FPU; i.e., FR is read-only. Se	ee				
		below for more deta						
		_	ored on write and read as zero under the f	follow-				
		<ul><li>ing conditions:</li><li>No floating-point</li></ul>	unit is implemented					
			ementation of Release 1 of the Architect	ure				
		_	tion of Release 2 of the Architecture (and					
		-	in which a 64-bit floating-point unit is no					
		implemented						
		_	ored on write and read as 1 for an implen					
			the Architecture (and subsequent release	s) in				
			ng-point unit is implemented.					
			plementation of a 32-bit FPU with single	-				
			this case, FR=0, although this does not a 32-bit registers because $FIR_{D/l}$ =0.	шріу				
			s of the FR bit and other state or operation	ns can				
			<b>[ABLE</b> behavior. See "64-bit FPR Enable					
			sion of these combinations.	- 511				
			ges the value of this bit, the contents of t	he				
		floating-point registe	ers are UNPREDICTABLE.					

**Table 9.49 Status Register Field Descriptions (Continued)** 

Field	ds					Read /	Reset		
Name	Bits			Description		Write	State	Compliance	
RE	25	sor is running i  Encoc  0  1  Neither Debug ences are affect	ding  Mode	Meaning  User mode uses configured endianness User mode uses reversed endianness nor Kernel Mode nor Supervisor Mode the state of this bit.	refer-	R/W	Undefined	Optional (Pre-Release 6)	
0	25	This bit must b	e writ	ten as zero; returns zero on read.	0	0	Reserved (Release 6)		
MX	24	sors implement	ting or dule is	DMX <sup>™</sup> and MIPS® DSP resources on p be of these ASEs. If neither the MDMX n is implemented, this bit must be ignored of	or the	R if the processor implements neither the MDMX	0 if the processor implements nei-	Optional	
		Encod	ding	Meaning		nor the MIPS DSP Mod-	ther the MDMX		
		0		Access not allowed		ules; other-	nor the		
		1 Access allowed				wise R/W	MIPS DSP Modules; otherwise Undefined		
BEV	22	Controls the lo	cation	of exception vectors:	_	R/W	1	Required	
		Encod	ding	Meaning					
		0		Normal					
		1		Bootstrap					
		See Exception	Vecto	r Locations for details.					

**Table 9.49 Status Register Field Descriptions (Continued)** 

Fiel	ds				Dood /	Beset		
Name	Bits		Description		Read / Write	Reset State	Compliance	
TS <sup>1</sup>	21	is implementation-de on a write to the TLE the Architecture (a matches may only detection occurs, the and sets this bit. It is tion can be corrected this bit should be cleation.  See "TLB Initialization us processor initialization us processor initialization. If this bit is not imple as zero.  Software should not thereby causing a 0-t software, it is UNPR	emented, it must be ignored on write and re write a 1 to this bit when its value is a 0, o-1 transition. If such a transition is caused <b>EDICTABLE</b> whether hardware ignores the write with no side effects, or accepts the write	ll, f f f aa ia ion ndi- ted, per- e e ing by he	R/W	0	Required if the processor detects and reports a match on multiple TLB entries (Pre-Release 6)	
0	21	This bit must be writ	ten as zero; returns zero on read.		0	0	Reserved (Release 6)	
SR	20	to a Soft Reset:    Encoding	vare ignores a write of 1.	ead its ion vare	R/W	1 for Soft Reset; 0 otherwise	Required if Soft Reset is implemented	
NMI	19	to an NMI exception  Encoding	ry through the reset exception vector was di :  Meaning	lue	R/W		Required if NMI is imple- mented	
		0	Not NMI (Soft Reset or Reset)					
		If this bit is not implas zero. For Pre-Release 6, so value is a 0, thereby is caused by software ignores or accepts the For Release 6, hardware in the software in the softwa	its ion		1 for NMI; 0 otherwise			

**Table 9.49 Status Register Field Descriptions (Continued)** 

Field	ds					Read /	Reset	
Name	Bits		Description			Write	State	Compliance
ASE	18	This bit is reserved If MCU ASE is not zero; returns zero o	implemented, then this bit		0 if MCU ASE is not implemented	0 if MCU ASE is not imple- mented	Required for MCU ASE; otherwise Reserved	
Impl	1716	architecture. If they write and read as ze If these bits are impressor, they must be preserved if software status register, more back to the Status writes zeros to this	mentation-dependent and a are not implemented, they ro. lemented and control the bedefined in such a way that e, with no knowledge of the diffes another field, and write register. In addition, standarfield, so correct behavior me s used on the processor.	on or is e		Undefined	Optional	
IM7IM2	1510		atrols the enabling of each or rrupts" on page 84 for a con		R/W	Undefined	Required	
		Encoding	Meaning					
		0	Interrupt request disabled	1				
		1	Interrupt request enabled					
		interrupt mode is er	of Release 2 of the Archite tabled, these bits take on a cast the <i>IPL</i> field, described by	different meaning				
IPL	1510	quent releases) in w the encoded (063) signaled only if the If EIC interrupt mod	or Release 2 of the Archite hich EIC interrupt mode is value of the current <i>IPL</i> . A requested IPL is higher that is not enabled, these bits erpreted as the IM7IM2 b	enabled, this field n interrupt will be n this value. take on a differer	d is e ent	R/W	Undefined	Optional (Release 2 and EIC interrupt mode only)
IM1IM0	98		ntrols the enabling of each or rrupts" on page 84 for a con			R/W	Undefined	Required
		Encoding	Meaning					
		0	Interrupt request disabled					
		1	1 Interrupt request enabled					
			of Release 2 of the Archite abled, these bits are writablem.					
0	7:5	Must be written as a	zero; returns zero on read.			R	0	Reserved

**Table 9.49 Status Register Field Descriptions (Continued)** 

Fiel	ds			Read /	Reset	
Name	Bits	_	Description	Write	State	Compliance
KSU	43	denotes the base openicroMIPS32, and a full discussion of o	is implemented, the encoding of this field erating mode of the processor. See "MIPS32, nanoMIPS32 Operating Modes" on page 21 for operating modes. The encoding of this field is neaning of encoding 0b11 has changed for	R/W	Undefined	Required if Supervisor Mode is imple- mented; Optional other- wise
		Encoding	Meaning			
		0b00	Base mode is Kernel Mode			
		0b01	Base mode is Supervisor Mode			
		0b10	Base mode is User Mode			
		0Ь11	Reserved. For Pre-Release 6, the operation of the processor is <b>UNDE-FINED</b> if this value is written to the <i>KSU</i> field. For Release 6, hardware ignores a write of this value.			
		Note: This field ove	rlaps the <i>UM</i> and <i>R0</i> fields, described below.			
UM	4	operating mode of the nanoMIPS32 Opera	is not implemented, this bit denotes the base ne processor. See "MIPS32, microMIPS32, and ting Modes" on page 21 for a full discussion of ne encoding of this bit is:		Undefined	Required
		Encoding	Meaning			
		0	Base mode is Kernel Mode			
		1	Base mode is User Mode			
		Note: This bit overla	aps the <i>KSU</i> field, described above.			
R0	3	must be ignored on	is not implemented, this bit is reserved. This bit write and read as zero. aps the KSU field, described above.	R	0	Reserved
ERL	2	Error Level; Set by to Cache Error exception	the processor when a Reset, Soft Reset, NMI or on are taken.	R/W	1	Required
		Encoding	Meaning			
		0	Normal level			
			Troffilal level			
		1	Error level			

**Table 9.49 Status Register Field Descriptions (Continued)** 

Fiel	ds				Read /	Reset		
Name	Bits		Description		Write	State	Compliance	
EXL	1	•	by the processor when any exception of et, NMI or Cache Error exception are tak		R/W	Undefined	Required	
		Encoding	Meaning					
		0	Normal level					
		1	Exception level					
		<ul> <li>The processor is ru</li> <li>Hardware and soft</li> <li>TLB Refill exception the TLB Refill vec</li> <li>EPC, Cause<sub>BD</sub> and Architecture only) taken</li> </ul>	of the					
ΙE	0	Interrupt Enable: Act ware interrupts:	ts as the master enable for software and	hard-	R/W	Undefined	Required	
		Encoding	Meaning					
		0	Interrupts are disabled	1				
		1	Interrupts are enabled					
			architecture (and subsequent releases), the arately via the DI and EI instructions.	nis bit				

<sup>1.</sup> The TS bit originally indicated a "TLB Shutdown" condition in which circuits detected multiple TLB matches and shutdown the TLB to prevent physical damage. In newer designs, multiple TLB matches do not cause physical damage to the TLB structure, so the TS bit retains its name, but is simply an indicator to the machine check exception handler that multiple TLB matches were detected and reported by the processor.

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the *IM*, *IPL*, *ERL*, *EXL*, or *IE* fields of the *Status* register are written. See "Software Hazards and the Interrupt System" on page 95.

# 9.35 IntCtl Register (CP0 Register 12, Select 1)

Compliance Level: Required (Release 2).

The *IntCtl* register controls the expanded interrupt capability added in Release 2 of the Architecture, including vectored interrupts and support for an external interrupt controller. This register does not exist in implementations of Release 1 of the Architecture.

If vectored interrupts are not implemented, the *IPTI* and *IPPCI* fields must be implemented as read-only value, but the remaining bits of this register may be implemented as an ignore-on-write, read-as-zeros register.

Figure 9.36 shows the format of the IntCtl register; Table 9.50 describes the IntCtl register fields.

.

### Figure 9.36 IntCtl Register Format

31	29	28 26	25	23	22	13	3	12	10	9		5	4	0
IPTI		IPPCI	]	IPFDC		MCU ASE		000			VS		0	

#### **Table 9.50 IntCtl Register Field Descriptions**

Fie	elds					Read /	Reset	
Name	Bits		Descript	tion		Write	State	Compliance
IPTI	3129	this field specifies rupt request is me	s the IP numbe erged, and allow	Vectored Interrupt moder to which the Timer Intwest software to determinar a potential interrupt.	er-	R	Preset by hardware or Externally Set	Required
		Encoding	IP bit	Hardware Interrupt Source				
		2	2	HW0				
		3	3	HW1	Š			
		4	4	HW2	Ť			
		5	5	HW3	Š			
		6	6	HW4	Š			
		7	7	HW5	Ť			
		Interrupt Controll	er Mode is bot ernal interrupt o	EDICTABLE if Extern th implemented and controller is expected to a interrupt mode.				

**Table 9.50 IntCtl Register Field Descriptions (Continued)** 

Fiel	ds					Read /	Reset		
Name	Bits			Descrip	tion	Write	State	Compliance	
IPPCI	2826	thi ma sof	s field specifies ince Counter Int	the IP number terrupt requestine whether to	Vectored Interrupt modes, or to which the Perfortismerged, and allows to consider <i>Cause<sub>PCI</sub></i> for a	R	Preset by hardware or Externally Set	Optional (Performance Counters Implemented)	
			Encoding	IP bit	Hardware Interrupt Source				
			2	2	HW0				
			3	3	HW1				
			4	4	HW2				
			5	5	HW3				
			6	6	HW4				
			7	7	HW5				
IPFDC	2523	For this Ch	s field specifies annel Interrupt determine wheth	patibility and the IP numbe request is me	Vectored Interrupt modes, or to which the Fast Debug rged, and allows software or Cause <sub>FDCI</sub> for a poten-	R	Preset by hardware or Externally Set	Optional (EJTAG Fast Debug Chan- nel Imple- mented)	
		tia.	I interrupt.  Encoding	IP bit	Hardware Interrupt Source			mented)	
			2	2	HW0				
			3	3	HW1				
			4	4	HW2				
			5	5	HW3				
			6	6	HW4				
			7	7	HW5				
		Int ena pro If I	errupt Controlle abled. The exter ovide this inform	er Mode is bott mal interrupt of mation for that	EDICTABLE if External th implemented and controller is expected to t interrupt mode. ted, this field returns zero				
MCU ASE	2213	Th	ese bits are rese	rved for the N	MicroController ASE.	0	0	Reserved	
			that ASE is not it urns zero on rea	-	must be written as zero;				

Table 9.50 IntCtl Register Field Descriptions (Continued)

Fie	lds				Read /	Reset	
Name	Bits		Description	า	Write	State	Compliance
0	1210	Must be written as	zero; returns zer	o on read.	0	0	Reserved
VS	95	Vector Spacing. If this field specifies rupts.		ots are implemented yeen vectored inter-		0	Optional
			Spacing Be	tween Vectors			
		Encoding	(hex)	(decimal)			
		0x00	0x000	0			
		0x01	0x020	32			
		0x02	0x040	64			
		0x04	0x080	128			
		0x08	0x100	256			
		0x10	0x200	512			
		All other values are ation of the process is written to this fic writes of reserved. If neither EIC intermented, this field i	sor is <b>UNDEFIN</b> eld. For Release values. Trupt mode nor V	6, hardware ignores /I mode are imple-	alue		
0	40	Must be written as	zero; returns zer	o on read.	0	0	Reserved

# 9.36 SRSCtl Register (CP0 Register 12, Select 2)

Compliance Level: Required (Release 2).

The SRSCtl register controls the operation of GPR shadow sets in the processor. This register does not exist in implementations of the architecture prior to Release 2.

If no shadow sets are implemented, this entire register may be implemented as an ignore-on-write, read-as-zeroes register. A value of zero in the *HSS* field indicates to software that no shadow registers are implemented, and removes the need to implement read/write values for the *ESS* or *PSS* fields. A non-zero value in this field indicates to software than there are n+1 shadow sets implemented, where n is the value of the field. These shadow sets are numbered 0..n.

Figure 9.37 shows the format of the SRSCtl register; Table 9.51 describes the SRSCtl register fields.

### Figure 9.37 SRSCtl Register Format

31	30	29	26	25	22	21 18	17 16	15	12	11	10	9	6	5	4	3	0	
0			HSS		00 00	EICSS	0 00	ESS		00	)	PSS		0			CSS	

#### **Table 9.51 SRSCtl Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	3130	Must be written as zeros; returns zero on read.	0	0	Reserved
HSS	2926	Highest Shadow Set. This field contains the highest shadow set number that is implemented by this processor. A value of zero in this field indicates that only the normal GPRs are implemented. A non-zero value in this field indicates that the implemented shadow sets are numbered 0n, where n is the value of the field. The value in this field also represents the highest value that can be written to the ESS, EICSS, PSS, and CSS fields of this register, or to any of the fields of the SRSMap register. The operation of the processor is UNDEFINED if a value larger than the one in this field is written to any of these other values.	R	Preset by hardware	Required
0	2522	Must be written as zeros; returns zero on read.	0	0	Reserved
EICSS	2118	EIC interrupt mode is enabled, this field is loaded from the external interrupt controller for each interrupt request and is used in place of the <i>SRSMap</i> register to select the current shadow set for the interrupt.  See "External Interrupt Controller Mode" on page 91 for a discussion of EIC interrupt mode. If EIC interrupt mode is not enabled, this field must be written as zero, and returns zero on read.	R	Undefined	Required (EIC interrupt mode only)
0	1716	Must be written as zeros; returns zero on read.	0	0	Reserved

Table 9.51 SRSCtl Register Field Descriptions (Continued)

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
ESS	1512	Exception Shadow Set. This field specifies the shadow set to be used by any exception or a non-vectored interrupt, when the conditions in Introduction to Shadow Sets are met.  The operation of the processor is UNDEFINED if software writes a value into this field that is greater than the value in the HSS field.  If no additional shadow sets are implemented (SRSCtl <sub>HSS</sub> equals zero), writes to this field must be ignored, and reads must return a zero.	R/W	0	Required
0	1110	Must be written as zeros; returns zero on read.	0	0	Reserved
PSS	96	Previous Shadow Set. If GPR shadow registers are implemented, and with the exclusions noted in the next paragraph, this field is copied from the CSS field when an exception or interrupt occurs. An ERET instruction copies this value back into the CSS field if $Status_{BEV} = 0$ . This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., NMI or cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . The operation of the processor is $UNDEFINED$ if software writes a value into this field that is greater than the value in the HSS field. If no additional shadow sets are implemented (SRSCtl <sub>HSS</sub> equals zero), writes to this field must be ignored, and reads must return a zero. It is implementation-dependent whether this field is updated on an exception that occurs while $Status_{ERL} = 1$ .	R/W	0	Required
0	54	Must be written as zeros; returns zero on read.	0	0	Reserved
CSS	30	Current Shadow Set. If GPR shadow registers are implemented, this field is the number of the current GPR set. With the exclusions noted in the next paragraph, this field is updated with a new value on any interrupt or exception, and restored from the <i>PSS</i> field on an ERET. Table 9.52 describes the various sources from which the <i>CSS</i> field is updated on an exception or interrupt. This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., NMI or cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . Neither is it updated on an ERET with $Status_{ERL} = 1$ or $Status_{BEV} = 1$ . The value of $CSS$ can be changed directly by software only by writing the $PSS$ field and executing an ERET instruction. It is implementation-dependent whether this field is updated on an exception that occurs while $Status_{ERL} = 1$ .	R	0	Required

Table 9.52 Sources for New SRSCtl<sub>CSS</sub> on an Exception or Interrupt

Exception Type	Condition	SRSCtI <sub>CSS</sub> Source	Comment
Exception	All	SRSCtl <sub>ESS</sub>	
Non-Vectored Interrupt	$Cause_{IV} = 0$ or $IntCtl_{VS} = 0$	SRSCtl <sub>ESS</sub>	Treat as exception
Vectored Interrupt	$\begin{aligned} & Cause_{IV} = 1 \text{ and} \\ & Config3_{VEIC} = 0 \text{ and} \\ & Config3_{VInt} = 1 \end{aligned}$	SRSMap <sub>VectNum</sub> ×4+3VectNum×4	Source is internal map register
Vectored EIC Interrupt	Cause <sub>IV</sub> = 1 and Config $3_{VEIC}$ = 1	SRSCtl <sub>EICSS</sub>	Source is external interrupt controller.

A software change to the PSS field creates an instruction hazard between the write of the SRSCtl register and the use of a RDPGPR or WRPGPR instruction. This hazard must be cleared with a JR.HB or JALR.HB instruction as described in "Hazard Clearing Instructions and Events" on page 114. A hardware change to the PSS field as the result of interrupt or exception entry is automatically cleared for the execution of the first instruction in the interrupt or exception handler.

# 9.37 SRSMap Register (CP0 Register 12, Select 3)

**Compliance Level:** *Required* in Release 2 (and subsequent releases) of the Architecture if Additional Shadow Sets and Vectored Interrupt Mode are Implemented

The SRSMap register contains 8 4-bit fields that provide the mapping from an vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt (Cause<sub>IV</sub> = 0 or IntCtl<sub>VS</sub> = 0). In such cases, the shadow set number comes from SRSCtl<sub>ESS</sub>.

If additional shadow sets are implemented ( $SRSCtl_{HSS}$  is non-zero), this register is required. If additional shadow sets are not implemented ( $SRSCtl_{HSS}$  is zero) or Vectored Interrupt mode is not implemented ( $Config3_{VInt} = 0$ ), this register is optional. If  $SRSCtl_{HSS}$  is zero, the results of a software read or write of this register are **UNPREDICTABLE**.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of  $SRSCtl_{HSS}$ .

The SRSMap register contains the shadow register set numbers for vector numbers 7..0. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

Figure 9.38 shows the format of the SRSMap register; Table 9.53 describes the SRSMap register fields.

### Figure 9.38 SRSMap Register Format

31	28	27	24	23	20	19	16	15	12	1	1	8	7		4	3		0
	SSV7		SSV6		SSV5		SSV4		SSV3		SSV2		S	SSV1			SSV0	

### **Table 9.53 SRSMap Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
SSV7	3128	Shadow register set number for Vector Number 7	R/W	0	Required
SSV6	2724	Shadow register set number for Vector Number 6	R/W	0	Required
SSV5	2320	Shadow register set number for Vector Number 5	R/W	0	Required
SSV4	1916	Shadow register set number for Vector Number 4	R/W	0	Required
SSV3	1512	Shadow register set number for Vector Number 3	R/W	0	Required
SSV2	118	Shadow register set number for Vector Number 2	R/W	0	Required
SSV1	74	Shadow register set number for Vector Number 1	R/W	0	Required
SSV0	30	Shadow register set number for Vector Number 0	R/W	0	Required

# 9.38 Cause Register (CP0 Register 13, Select 0)

#### Compliance Level: Required.

The Cause register primarily describes the cause of the most recent exception. In addition, fields also control software interrupt requests and the vector through which interrupts are dispatched. With the exception of the  $IP_{1..0}$ , DC, IV, and WP fields, all fields in the Cause register are read-only. Release 2 of the Architecture added optional support for an External Interrupt Controller (EIC) interrupt mode, in which  $IP_{7..2}$  are interpreted as the Requested Interrupt Priority Level (RIPL).

Figure 9.39 shows the format of the Cause register; Table 9.54 describes the Cause register fields.

### Figure 9.39 Cause Register Format

31 30	29 28	27	26	25 24	23	22	21	20	17	15		10	9	8	7	6		2	1	0
BD TI	CE	DC	PCI	ASE	IV	WP	FDCI	000	ASE		IP7IP2		IP1	IP0	0		Exc Code		(	)
									ASE		RIPL									

**Table 9.54 Cause Register Field Descriptions** 

Fie	elds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
BD	31	Indicates whether branch delay slo	er the last exception taken occurred in a ot:	R	Undefined	Required
		Encoding	Meaning	R	0	Reserved (Release 6 if
		0	Not in delay slot			Config3 <sub>MMAR</sub> =3)
		1	In delay slot			
TI	30	Timer Interrupt. Architecture, thi	In an implementation of Release 2 of the is bit denotes whether a timer interrupt is ous to the <i>IP</i> bits for other interrupt	R	Undefined	Required (Release 2)
		Encoding	Meaning			
			No timer interrupt is pending Timer interrupt is pending ation of Release 1 of the Architecture, this ten as zero and returns zero on read.			
CE	2928	Unusable except	t number referenced when a Coprocessor tion is taken. This field is loaded by hard- exception, but is <b>UNPREDICTABLE</b> for except for Coprocessor Unusable.	R	Undefined	Required

**Table 9.54 Cause Register Field Descriptions (Continued)** 

Fie	elds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
DC	27	tions, the Count	egister. In some power-sensitive applica- register is not used but may still be the noticeable power dissipation. This bit	R/W	0	Required (Release 2)
		In an implementabit must be writt In an implement MIPS subset (Co	at register to be stopped in such situations. At the action of Release 1 of the Architecture, this en as zero, and returns zero on read. At ation of Release 6 that supports the nanoporting $S_{NMS}=1$ , Count may not be suppose, $S_{NMS}=1$ , where $S_{NMS}=1$ must be preset to 1.	R	Preset to 1	(Release 6 if Config5 <sub>NMS</sub> =1 and Counter is not implemented)
		Encoding	Meaning			
		0	Enable counting of <i>Count</i> register			
		1	Disable counting of <i>Count</i> register			
PCI	26	Release 2 of the this bit denotes v	unter Interrupt. In an implementation of Architecture (and subsequent releases), whether a performance counter interrupt is ous to the IP bits for other interrupt types):	R	Undefined	Required (Release 2 and performance counters imple-
		Encoding	Meaning			mented)
		0	No performance counter interrupt is pending			
		1	Performance counter interrupt is pending			
		if performance c	ation of Release 1 of the Architecture, or ounters are not implemented ( $Config1_{PC}$ st be written as zero and returns zero on			
ASE	25:24, 17:16	These bits are re	served for the MCU ASE.			Required for
			not implemented, these bits return zero on be written with zeros.			MCU ASE; Otherwise Reserved
IV	23		er an interrupt exception uses the general or a special interrupt vector:	R/W	Undefined	Required
		Encoding	Meaning			
		0	Use the general exception vector (0x180)			
		1	Use the special interrupt vector (0x200)			
		subsequent relea	ons of Release 2 of the architecture (and ses), if the Cause <sub>IV</sub> is 1 and $Status_{BEV}$ is errupt vector represents the base of the ot table.			

**Table 9.54 Cause Register Field Descriptions (Continued)** 

Fie	lds					Read /	Reset	
Name	Bits				Description	Write	State	Compliance
WP	22	Indicates that a watch exception was deferred because $Status_{EXL}$ or $Status_{ERL}$ were a one at the time the watch exception was detected. This bit both indicates that the watch exception was deferred, and causes the exception to be initiated once $Status_{EXL}$ and $Status_{ERL}$ are both zero. As such, software must clear this bit as part of the watch exception handler to prevent a watch exception loop. For Pre-Release 6, software should not write a 1 to this bit when its value is a 0, thereby causing a 0-to-1 transition. If such a transition is caused by software, it is <b>UNPRE-DICTABLE</b> whether hardware ignores the write, accepts the write with no side effects, or accepts the write and initiates a watch exception once $Status_{EXL}$ and $Status_{ERL}$ are both zero.  For Release 6, hardware ignores a write of 1. If watch registers are not implemented, this bit must be ignored on write and read as zero.			R/W	Undefined	Required if watch registers are implemented	
FDCI	21				nterrupt. This bit denotes whether a	R	Undefined	Required
		FD	C interrup					
			Encoding		Meaning			
			0		DC interrupt is pending			
			1	FDC	interrupt is pending			
IP7IP2	1510	Ind	licates an i	nterrupt	is pending:	R	Undefined	Required
			Bit	Name	Meaning			
			15	IP7	Hardware interrupt 5			
			14	IP6	Hardware interrupt 4			
			13	IP5	Hardware interrupt 3			
			12	IP4	Hardware interrupt 2			
			11	IP3	Hardware interrupt 1			
			10	IP2	Hardware interrupt 0			
		and imp In it subtenated corrections to the subtenated corrections	In implementations of Release 1 of the Architecture, timer and performance-counter interrupts are combined in an implementation-dependent way with hardware interrupt 5. In implementations of Release 2 of the Architecture (and subsequent releases) in which EIC interrupt mode is not enabled, timer and performance counter interrupts are combined in an implementation-dependent way with any hardware interrupt. If EIC interrupt mode is enabled, these bits take on a different meaning and are interpreted as the <i>RIPL</i> field, described below.					

**Table 9.54 Cause Register Field Descriptions (Continued)** 

Fields					Read /	Reset	
Name	Bits		De	scription	Write	State	Compliance
RIPL	1510	Requested Interrupt Priority Level.  In implementations of Release 2 of the Architecture (and subsequent releases) in which EIC interrupt mode is enabled, this field is the encoded (063) value of the requested interrupt. A value of zero indicates that no interrupt is requested.  If EIC interrupt mode is not enabled, these bits take on a different meaning and are interpreted as the IPIP2 bits, described above.			R	Undefined	Optional (Release 2 and EIC inter- rupt mode only)
IP1IP0	98	Controls the r	request for s	oftware interrupts:	R/W	Undefined	Required
		Bit	Name	Meaning			
		9	IP1	Request software interrupt 1			
		8	IP0	Request software interrupt 0			
		subsequent re mode exports	leases) which these bits to	lease 2 of the Architecture (and ch also implements EIC interrupt to the external interrupt controller er interrupt sources.			
ExcCode	62	Exception code - see Table 9.55		R	Undefined	Required	
0	2016, 7, 10	Must be writt	en as zero; r	returns zero on read.	0	0	Reserved

Table 9.55 Cause Register ExcCode Field

Exception	Code Value				
Decimal	Decimal Hexadecimal		Description		
0	0x00	Int	Interrupt		
1	0x01	Mod	TLB modification exception		
2	0x02	TLBL	TLB exception (load or instruction fetch)		
3	0x03	TLBS	TLB exception (store)		
4	0x04	AdEL	Address error exception (load or instruction fetch)		
5	0x05	AdES	Address error exception (store)		
6	0x06	IBE	Bus error exception (instruction fetch)		
7	0x07	DBE	Bus error exception (data reference: load or store)		
8	0x08	Sys	Syscall exception		
9	0x09	Вр	Breakpoint exception. If EJTAG is implemented and an SDBBP instruction is executed while the processor is running in EJTAG Debug Mode, this value is written to the Debug <sub>DExcCode</sub> field to denote an SDBBP in Debug Mode.		
10	0x0a	RI	Reserved instruction exception		
11	0x0b	CpU	Coprocessor Unusable exception		

Table 9.55 Cause Register ExcCode Field (Continued)

Exception	Exception Code Value		
Decimal	Hexadecimal	Mnemonic	Description
12	0x0c	Ov	Arithmetic Overflow exception
13	0x0d	Tr	Trap exception
14	0x0e	MSAFPE	MSA Floating-Point exception
15	0x0f	FPE	Floating-Point exception
16-17	0x10-0x11	-	Available for implementation-dependent use
18	0x12	C2E	Reserved for precise Coprocessor 2 exceptions
19	0x13	TLBRI	TLB Read-Inhibit exception
20	0x14	TLBXI	TLB Execution-Inhibit exception
21	0x15	MSADis	MSA Disabled exception
22	0x16	MDMX	Previously MDMX Unusable Exception (MDMX ASE). MDMX deprecated with Revision 5.
23	0x17	WATCH	Reference to WatchHi/WatchLo address
24	0x18	MCheck	Machine check
25	0x19	Thread	Thread Allocation, Deallocation, or Scheduling Exceptions (MIPS® MT Module)
26	0x1a	DSPDis	DSP Module State Disabled exception (MIPS® DSP Module)
27	0x1b	GE	Virtualized Guest Exception
28-29	0x1c - 0x1d	-	Reserved
30	0x1e	CacheErr	Cache error. In normal mode, a cache error exception has a dedicated vector and the Cause register is not updated. If EJTAG is implemented and a cache error occurs while in Debug Mode, this code is written to the Debug <sub>DExcCode</sub> field to indicate that re-entry to Debug Mode was caused by a cache error.
31	0x1f	-	Reserved

In Release 2 of the Architecture (and the subsequent releases), the EHB instruction can be used to make interrupt state changes visible when the  $IP_{1..0}$  field of the *Cause* register is written. See "Software Hazards and the Interrupt System" on page 95.

# 9.39 NestedExc (CP0 Register 13, Select 5)

### **Compliance Level:** *Optional.*

The Nested Exception (NestedExc) register is a read-only register containing the values of  $Status_{EXL}$  and  $Status_{ERL}$  prior to acceptance of the current exception.

This register is part of the Nested Fault feature, existence of the register can be determined by reading the  $Config5_{NFExists}$  bit.

Figure 9.40 shows the format of the NestedExc register; Table 9.56 describes the NestedExc register fields.

### Figure 9.40 NestedExc Register Format



### Table 9.56 NestedExc Register Field Descriptions

Field	ls		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	313	Reserved, read as 0.	R0	0	Required
ERL	2	Value of $Status_{ERL}$ prior to acceptance of current exception.  Updated by all exceptions that would set either $Status_{EXL}$ or $Status_{ERL}$ . Not updated by Debug exceptions.	R	Undefined	Required
EXL	1	Value of <i>Status</i> <sub>EXL</sub> prior to acceptance of current exception.  Updated by exceptions which would update EPC if <i>Status</i> <sub>EXL</sub> is not set (MCheck, Interrupt, Address Error, all TLB exceptions, Bus Error, CopUnusable, Reserved Instruction, Overflow, Trap, Syscall, FPU, etc.). For these exception types, this register field is updated regardless of the value of <i>Status</i> <sub>EXL</sub> .  Not updated by exception types which update <i>ErrorEPC</i> -(Reset, Soft Reset, NMI, Cache Error). Not updated by Debug exceptions.	R	Undefined	Required
0	0	Reserved, read as 0.	R0	0	Required

### 9.40 Exception Program Counter (CP0 Register 14, Select 0)

#### **Compliance Level:** Required.

The Exception Program Counter (EPC) is a read/write register that contains the address at which processing resumes after an exception has been serviced. All bits of the EPC register are significant and must be writable.

Unless the *EXL* bit in the *Status* register is already a 1, the processor writes the *EPC* register when an exception occurs.


- For synchronous (precise) exceptions, *EPC* contains either:
  - the virtual address of the instruction that was the direct cause of the exception, or
  - the virtual address of the immediately preceding branch or jump instruction, when the exception causing instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set.
- For asynchronous (imprecise) exceptions, EPC contains the address of the instruction at which to resume execution.

The processor reads the EPC register as the result of execution of the ERET instruction.

Software may write the *EPC* register to change the processor resume address and read the *EPC* register to determine at what address the processor will resume.

Figure 9.41 shows the format of the EPC register; Table 9.57 describes the EPC register fields.

#### Figure 9.41 EPC Register Format



### **Table 9.57 EPC Register Field Descriptions**

Fie	lds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
EPC	310	Exception Program Counter	R/W	Undefined	Required	

# 9.40.1 Special Handling of the EPC Register in Processors that Implement MIPS16e ASE or nano/microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or nano/microMIPS32 base architecture, the *EPC* register requires special handling.

When the processor writes the *EPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
\texttt{EPC} \leftarrow \texttt{resumePC}_{31..1} \parallel \texttt{ISAMode}_0
```

"resumePC" is the address at which processing resumes, as described above.

When the processor reads the EPC register, it distributes the bits to the PC and ISAMode registers:

$$PC \leftarrow EPC_{31..1} \parallel 0$$
  
ISAMode  $\leftarrow EPC_0$ 

Software reads of the *EPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *EPC* register store a new value which is interpreted by the processor as described above.

For nanoMIPS, the ISAMode is not applicable and should be considered 0. The least significant bit of *EPC* is still writable though.

# 9.41 Nested Exception Program Counter (CP0 Register 14, Select 2)

#### **Compliance Level:** *Optional.*

The Nested Exception Program Counter (NestedEPC) is a read/write register with the same behavior as the EPC register except that:

- The *NestedEPC* register ignores the value of *Status*<sub>EXL</sub> and is therefore updated on the occurrence of any exception, including nested exceptions.
- The NestedEPC register is not used by the ERET/DERET/IRET instructions. Software is required to copy the value of the NestedEPC register to the EPC register if it is desired to return to the address stored in NestedEPC.

This register is part of the Nested Fault feature, existence of the register can be determined by reading the  $Config5_{NFExists}$  bit.

Figure 9.42 shows the format of the NestedEPC register; Table 9.58 describes the NestedEPC register fields.

### Figure 9.42 NestedEPC Register Format



### **Table 9.58 NestedEPC Register Field Descriptions**


Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
NestedEPC	310	Nested Exception Program Counter  Updated by exceptions which would update EPC if Status <sub>EXL</sub> is not set (MCheck, Interrupt, Address Error, all TLB exceptions, Bus Error, CopUnusable, Reserved Instruction, Overflow, Trap, Syscall, FPU, etc.). For these exception types, this register field is updated regardless of the value of Status <sub>EXL</sub> .  Not updated by exception types which update ErrorEPC - (Reset, Soft Reset, NMI, Cache Error).  Not updated by Debug exceptions.	R/W	Undefined	Required

# 9.42 Processor Identification (CP0 Register 15, Select 0)

### **Compliance Level:** Required.

The *Processor Identification* (*PRId*) register is a 32 bit read-only register that contains information identifying the manufacturer, manufacturer options, processor identification and revision level of the processor. Figure 9.43 shows the format of the *PRId* register; Table 9.59 describes the *PRId* register fields.

### Figure 9.43 PRId Register Format



### **Table 9.59 PRId Register Field Descriptions**

Field	ds			Read /	Reset	
Name	Bits	-	Description	Write	State	Compliance
Company Options	3124	Available to the designer or manufacturer of the processor for company-dependent options. The value in this field is not specified by the architecture. If this field is not implemented, it must read as zero.		R	Preset by hardware	Optional
Company ID	2316	processor. (nanoMIPS and this description.) Software can dis MIPS64/microM an earlier MIPS non-zero the pro microMIPS32 or Company IDs ar MIPS32/microM	mpany that designed or manufactured the microMIPS are considered equivalent in outinguish a MIPS32/microMIPS32 or IIPS64 processor from one implementing ISA by checking this field for zero. If it is cessor implements the MIPS32/r MIPS64/microMIPS64 Architecture. e assigned by MIPS Technologies when a IIPS32 or MIPS64/microMIPS64 license encodings in this field are:    Meaning	R	Preset by hardware	Required
Processor ID	158	to distinguish be within a single c nyID field, descripanyID and Proc	Identifies the type of processor. This field allows software to distinguish between various processor implementations within a single company, and is qualified by the CompanyID field, described above. The combination of the CompanyID and ProcessorID fields creates a unique number assigned to each processor implementation.		Preset by hardware	Required

**Table 9.59 PRId Register Field Descriptions (Continued)** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Revision	70	Specifies the revision number of the processor. This field allows software to distinguish between one revision and another of the same processor type. If this field is not implemented, it must read as zero.	R	Preset by hardware	Optional

Software should not use the fields of this register to infer configuration information about the processor. Rather, the configuration registers should be used to determine the capabilities of the processor. Programmers who identify cases in which the configuration registers are not sufficient, requiring them to revert to check on the *PRId* register value, should send email to <a href="mailto:support@mips.com">support@mips.com</a>, reporting the specific case.

### 9.43 EBase Register (CP0 Register 15, Select 1)

**Compliance Level:** *Required* (Release 2).

The *EBase* register is a read/write register containing the base address of the exception vectors used when  $Status_{BEV}$  equals 0, and a read-only CPU number value that may be used by software to distinguish different processors in a multi-processor system.

The *EBase* register provides the ability for software to identify the specific processor within a multi-processor system, and allows the exception vectors for each processor to be different, especially in systems composed of heterogeneous processors. Bits 31..12 of the *EBase* register are concatenated with zeros to form the base of the exception vectors when  $Status_{BEV}$  is 0. The exception vector base address comes from the fixed defaults (see 6.2.3 "Exception Vector Locations" on page 99) when  $Status_{BEV}$  is 1, or for any EJTAG Debug exception. The reset state of bits 31..12 of the *EBase* register initialize the exception base register to 0x8000.0000, providing backward compatibility with Release 1 implementations.

If the write-gate bit is not implemented, bits 31..30 of the *EBase* register are fixed with the value 0b10, and the addition of the base address and the exception offset is done inhibiting a carry between bit 29 and bit 30 of the final exception address. The combination of these two restrictions forces the final exception address to be in the kseg0 or kseg1 unmapped virtual address segments. For cache error exceptions, bit 29 is forced to a 1 in the ultimate exception base address so that this exception always runs in the kseg1 unmapped, uncached virtual address segment.

The operation of the *EBase* register can be optionally extended to allow the upper bits of the Exception Base field to be written. This allows exception vectors to be placed anywhere in the address space. To ensure backward compatibility with MIPS32, the write-gate bit of the write-data must be set for the upper bits to be changed. For the write-gate case, the full set of bits 31..12 are used to compute the vector location. Software can detect the existence of the write-gate by writing one to that bit position and checking if the bit was set.

The addition of the base address and the exception offset is performed inhibiting a carry between bits 29 and 30 of the final exception address.

If the value of the exception base register is to be changed, this must be done with  $Status_{BEV}$  equal 1. The operation of the processor is **UNDEFINED** if the Exception Base field is written with a different value when  $Status_{BEV}$  is 0.

A processor may implement *EBase* in the following ways:

- Legacy: EBase<sub>Exception Base</sub> must lie in kseg0/1 that is, bits 31..30
- Relocatable: *EBase*<sub>Exception\_Base</sub> may lie in any kseg0/1 unmapped segment of the virtual address map, as required by the Enhanced Virtual Addressing feature for 32-bit architectures. WG is supported; WG must be 1 to allow writes where bits 31..30 are not 0b10.

Release 6 reuses the field CPUNum if multithreading is implemented.

Figure 9.44 shows the format of the *EBase* register if the write-gate is not implemented. Table 9.60 describes the *EBase* register fields.

### Figure 9.44 EBase Register Format



### **Table 9.60 EBase Register Field Descriptions**

Fiel	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
1	31	This bit is ignored on write and returns one on read.	R	1	Required
0	30	This bit is ignored on write and returns zero on read.	R	0	Required
Exception Base	2912	In conjunction with bits 3130, this field specifies the base address of the exception vectors when $Status_{BEV}$ is zero.	R/W	0	Required
0	1110	Must be written as zero; returns zero on read.	0	0	Reserved
CPUNum	90	This field specifies the number of the CPU in a multi-processor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by inputs to the processor hardware when the processor is implemented in the system environment. In a single processor system, this value should be set to zero.  This field can also be read through <i>RDHWR</i> register 0.  In Release 6 of the architecture, with multi-threading supported, CPUNum is replaced by VPNum to indicate the virtual processor number. See Section 9.8, "GlobalNumber Register (CP0 Register 3, Select 1)," for usage. In the absence of multi-threading, CPUNum can be used as defined.	R	Preset by hardware or Exter- nally Set	Required

Figure 9.45 shows the format of the *EB*ase register if the write-gate is implemented. Table 9.61 describes the *EB*ase register fields.

### Figure 9.45 EBase Register Format

31	12 11 10 9	0
Exception Base	WG 0 CPUNum	

**Table 9.61 EBase Register Field Descriptions** 

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Exception Base	3112	This field specifies the base address of the exception vectors when $Status_{BEV}$ is zero. Bits 3130 can be written only when WG is set. When WG is zero, these bits are unchanged on write.	R/W	0x80000	Required
WG	11	Write gate. Bits 3130 are unchanged on writes to EBase when WG=0 in the value being written. The WG bit must be set true in the written value to change the values of bits 3130.	R/W	0	Required
0	10	Must be written as zero; returns zero on read.	R0	0	Reserved
CPUNum	90	This field specifies the number of the CPU in a multi-processor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by inputs to the processor hardware when the processor is implemented in the system environment. In a single processor system, this value should be set to zero.  This field can also be read via RDHWR register 0.  In Release 6 of the architecture, with multi-threading supported, CPUNum is replaced by VPNum to indicate the virtual processor number. See Section 9.8, "GlobalNumber Register (CPO Register 3, Select 1)," for usage. In the absence of multi-threading, CPUNum can be used as defined.	R	Preset or Externally Set	Required

### Operation:

The pseudo-code below defines the effective virtual address of exception vectors based on *EBase*. It is recommended that the address be in kseg0/1.

The pseudo-code assumes  $Config3_{SC} = 0$ . that is, CPO Segmentation Control is not present.

```
if (Status_{BEV} == 0) then
   // Effective address in legacy kseg0/1.
   if (Cache_Error) then
       // force to legacy kseg1.
       effaddr = {0b101 || EBase[28:12] || 0x100}
   else
       // legacy kseg0.
       // interrupt offset only shown for interrupt compatibility mode.
       effaddr = {0b100 || EBase[28:12] || 0x100}
   endif
else
   // Use Bootstrap vector instead of EBase derived address.
   // Recommended to be unmapped, uncached.
   // Legacy BEV - 0xBFC0.0XXX w/ appropriate offset.
   //\ \mbox{\footnotesize{BEV}} may be implementation-dependent, that is, not legacy \mbox{\footnotesize{BEV}}.
endif
```

Software must set  $EBase_{15...12}$  to zero in all bit positions less than or equal to the most-significant bit in the vector offset. This situation can only occur when a vector offset greater than 0xFFF is generated when an interrupt occurs with VI or EIC interrupt mode enabled. The operation of the processor is **UNDEFINED** if this condition is not met. Table 9.62 shows the conditions under which each EBase bit must be set to zero. VN represents the interrupt vector number as described in Table 6.4 and the bit must be set to zero if any of the relationships in the row are true. No EBase bits must be set to zero if the interrupt vector spacing is 32 (or zero) bytes.

Table 9.62 Conditions Under Which EBase15..12 Must Be Zero

	Interrupt Vector Spacing in Bytes (IntCtl <sub>VS</sub> <sup>1</sup> )							
EBase bit	32	64	128	256	512			
15	None	None	None	None	VN ≥ 63			
14		None	None	VN ≥ 62	VN ≥ 31			
13		None	VN ≥ 60	VN ≥ 30	VN ≥ 15			
12		VN ≥ 56	VN ≥ 28	VN ≥ 14	VN ≥ 7			

1. See Table 9.50 on page 193

#### **Implementation Note:**

Because of the software restriction described in the previous paragraph, processors may combine the vector base address and the vector offset with either an add or an OR operation.

# 9.44 CDMMBase Register (CP0 Register 15, Select 2)


### **Compliance Level:** Optional.

The 36-bit physical base address for the Common Device Memory Map facility is defined by this register. This register only exists if  $Config3_{CDMM}$  is set to one.

For devices that implement multiple VPEs, access to this register is controlled by the VPEConfO<sub>MVP</sub> register field. If the MVP bit is cleared, a read to this register returns all zeros and a write to this register is ignored.

Figure 9.46 has the format of the CDMMBase register, and Table 9.63 describes the register fields.

### Figure 9.46 CDMMBase Register



### **Table 9.63 CDMMBase Register Field Descriptions**

Fields				Read /	Reset	
Name	Bits	Description		Write	State	Compliance
CDMM_UP PER_ADDR	31:11	Bits 35:15 of the base physical address of the memory mapped registers.		R/W	Undefined	Required
		The number of in implementation in bits - writes are in				
EN	10	Enables the CDM If this bit is clear region go to regu memory requests	R/W	0	Required	
		Encoding Meaning				
		0 CDMM Region is disabled.				
		1 CDMM Region is enabled.				
CI	9	If set to 1, this indicates that the first 64-byte Device Register Block of the CDMM is reserved for additional registers which manage CDMM region behavior and are not IO device registers.		R	Preset	Optional
CDMMSize	8:0	This field represents the number of 64-byte Device Register Blocks are instantiated in the core.		R	Preset	Required
		Encoding	Meaning			
		0	1 DRB			
		1	2 DRBs			
		2	3 DRBs			
		511	512 DRBs			

# 9.45 CMGCRBase Register (CP0 Register 15, Select 3)


#### **Compliance Level:** *Optional.*

The 36-bit physical base address for the memory-mapped Coherency Manager Global Configuration Register space is reflected by this register. This register only exists if *Config3*<sub>CMGCR</sub> is set to one.

On devices that implement the MIPS MT Module, this register is instantiated once per processor.

Figure 9.47 has the format of the CMGCRBase register, and Table 9.64 describes the register fields.

#### Figure 9.47 CMGCRBase Register



### **Table 9.64 CMGCRBase Register Field Descriptions**

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
CMGCR_B ASE_ADDR	31:11	Bits 35:15 of the base physical address of the memory-mapped Coherency Manager GCR registers.  This register field reflects the value of the GCR_BASE field within the memory-mapped Coherency Manager GCR Base Register.  The number of implemented physical address bits is implementation specific. For the unimplemented address bits - writes are ignored, returns zero on read.	R	Preset by hardware (IP Configu- ration Value)	Required
0	10:0	Must be written as zero; returns zero on read	0	0	Reserved

# 9.46 BEVVA Register (CP0 Register 15, Select 4)

**Compliance Level:** Required. if Release 5 Enhanced Virtual Addressing is supported (i.e., Config5<sub>EVA</sub>=1).

The *BEVVA* register is a read-only register that captures the virtual address used to specify the Boot Exception Vector when it is programmable as required to support Release 5 Enhanced Virtual Addressing (EVA). In addition, it can be used to determine the size of the BEV Overlay which overlaps with BEV. The BEV Overlay is a configurable virtual address range that overlays kernel unmapped segment(s) in order to map to a configurable physical address.

The purpose of this register is to provide software visibility into BEV since the address is pin configurable i.e., not settable through CP0. It is optional for an implementation to allow programmability of the pins through a memory-mapped register external to the core, otherwise the pins may be hardwired to a non-legacy value.

For a 32-bit implementation that supports both legacy and EVA address maps, it is required to support two configurable overlays, for unmapped cached and uncached addresses. For an implementation that supports only EVA, one overlay is sufficient to map a virtual address within the range of the overlay to an implementation-dependent physical address. Where two are supported, the implementation must guarantee BEVVA corresponds to the single overlay that is in effect in EVA mode, as software requires a means to read the programmable BEV.

Figure 9.48 shows the format of the BEVVA register; Table 9.65 describes the BEVVA register fields.

### Figure 9.48 BEVVA Register Format



#### Table 9.65 BEVVA Register Field Descriptions

Fie	lds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
Base	3112	Boot Exception Vector (BEV) Virtual Address The BEV address is aligned on a 4KB boundary within the BEV overlay which is a minimum of 1MB and maximum of 256MB in size.	R	Externally set or Preset by hardware	Required
0	11:8	0	0	0	Reserved

# **Table 9.65 BEVVA Register Field Descriptions**

Fie	elds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
Mask	7:0	Mask to define the size of the overlay.  Applies to bits 27:20 of <i>Base</i> , that is,  BEV_Overlay[31:20] = BEVVA[31:20] & (0xf    ~Mask) <i>Mask</i> is encoded as follows to define size of overlay:  8'b00000000 - 1 MB  8'b00000011 - 2 MB  8'b0000011 - 4 MB  8'b00001111 - 16 MB  8'b00011111 - 32 MB  8'b00111111 - 128 MB  8'b011111111 - 256MB  An encoding other than that shown above is not supported and causes UNDEFINED results.	R	Externally set or Preset by hardware	Required

# 9.47 Configuration Register (CP0 Register 16, Select 0)

#### **Compliance Level:** Required.

The *Config* register specifies various configuration and capabilities information. Most of the fields in the *Config* register are initialized by hardware during the Reset Exception process, or are constant. Three fields, *K23*, *KU*, and *K0*, must be initialized by software in the reset exception handler.

Figure 9.49 shows the format of the *Config* register; Table 9.66 describes the *Config* register fields.

#### Figure 9.49 Config Register Format

3	30 28	27 25	24 16	15	14 13	12 10	9 7	6 4	1 3	2 0	
N	K23	KU	Impl	BE	AT	AR	MT	0	VI	K0	

### **Table 9.66 Config Register Field Descriptions**

Fie	elds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
M	31	Denotes that the <i>Config1</i> register is implemented at a select field value of 1.	R	1	Required
K23	30:28	For processors that implement a Fixed Mapping MMU, this field specifies the kseg2 and kseg3 cacheability and coherency attribute. For processors that do not implement a Fixed Mapping MMU, this field reads as zero and is ignored on write.  See "Alternative MMU Organizations" on page 289 for a description of the Fixed Mapping MMU organization.  See Table 9.12 on page 137 for the encoding of this field. For Release 6, writes of unsupported values are ignored.	R/W	Undefined for processors with a Fixed Mapping MMU; 0 other- wise	Optional
KU	27:25	For processors that implement a Fixed Mapping MMU, this field specifies the kuseg cacheability and coherency attribute. For processors that do not implement a Fixed Mapping MMU, this field reads as zero and is ignored on write.  See "Alternative MMU Organizations" on page 289 for a description of the Fixed Mapping MMU organization.  See Table 9.12 on page 137 for the encoding of this field. For Release 6, writes of unsupported values are ignored.	R/W	Undefined for processors with a Fixed Mapping MMU; 0 other- wise	Optional

**Table 9.66 Config Register Field Descriptions (Continued)** 

Fie	elds			Read /		
Name	Bits		Description	Write	Reset State	Compliance
Impl	24:16	processor specification this field. If these bits are at the processor, the rect behavior is of these bits, reastield, and writes ister. In addition this field, so continuous this field, so continuous this field, so continuous this field.	rved for implementations. Refer to the ication for the format and definition of implemented and control the behavior of ey must be defined in such a way that corpreserved if software, with no knowledge ds the <i>Config</i> register, modifies another the updated value back to the <i>Config</i> reg, standard boot software writes zeros to rect behavior must result if unmodified used on the processor.		Undefined	Optional
BE	15	ning:	lian mode in which the processor is run-	R	Preset by hard- ware or Exter-	Required
		Encoding	Meaning		nally Set	
		0	Little endian			
		1	Big endian			
AT	14:13	For Release 3, erregister width (3	ne implemented by the processor.  needing values of 0-2 denotes address and 2-bit or 64-bit).  d instruction sets (MIPS32/64 and/or 632/64) are denoted by the ISA register	R	Preset by hardware	Required
		field of Config3				
		Encoding	Meaning			
		0	MIPS32 or nano/microMIPS32			
		1	MIPS64 or nano/microMIPS64 with access only to 32-bit compatibility segments			
		2	MIPS64 or nano/microMIPS64 with access to all address segments			
		3	Reserved			
				ĺ		

**Table 9.66 Config Register Field Descriptions (Continued)** 

Fie	lds			Read /		
Name	Bits		Description	Write	Reset State	Compliance
AR	12:10	nano/microMIP by the MMAR f implemented the For an implement (Config3 <sub>ISA</sub> =0) Config <sub>AR</sub> .  For an implement microMIPS32 Is is still determinent microMIPS32 Is release numbers mented simultar manner as the manner as the manner Where an imple microMIPS32 Is ber is still determinent Config <sub>AR</sub> must release numbers defined for Release	ecture Revision level.  S32 Architecture revision level is denoted field of <i>Config3</i> . If <i>Config3</i> register is not en nano/microMIPS is not implemented.  Intation that supports the MIPS32 ISA only, the release number is determined by  Intation that supports both MIPS32 and SAs ( <i>Config3</i> <sub>ISA</sub> =2/3), the release number ed by <i>ConfigAR</i> as both MIPS32 and SAs must be implemented with the same. (The nanoMIPS ISA cannot be implementedly with the MIPS ISA in the same icroMIPS and MIPS ISA.)  Interval of the release number of the comply with <i>Config3</i> <sub>ISA</sub> =1), the release number of comply with <i>Config3</i> <sub>MMAR</sub> in terms of setting. Note that the microMIPS32 ISA is ase 3 onwards, and the nano/SA is defined for Release 6 onwards.	R	Preset by hardware	Required
		Encoding	Meaning			
		0	Release 1			
		1	Release 2, Release 3, or Release 5 All features introduced in Release 3 and Release 5 are optional and detectable through <i>Config3</i> or other register fields.			
		2	Release 6			
		3	Reserved			
		4-7	Reserved			

**Table 9.66 Config Register Field Descriptions (Continued)** 

Fie	lds			Read /		
Name	Bits		Description	Write	Reset State	Compliance
MT	9:7	MMU Type:		R	Preset by hardware	Required
		Encoding	Meaning			
		0	None			
		1	Standard TLB (See "TLB Organization" on page 31)			
		2	BAT (See "Block Address Translation" on page 293)			
		3	Fixed Mapping (See "Fixed Mapping MMU" on page 289)			
		4	Dual VTLB and FTLB (See "Dual Variable-Page-Size and Fixed-Page- Size TLBs" on page 295)			
0	6:4	Must be written	as zero; returns zero on read.	0	0	Reserved
VI	3	Virtual instruction virtual tags):	on cache (using both virtual indexing and	R	Preset by hardware	Required
		Encoding	Meaning			
		0	Instruction Cache is not virtual			
		1	Instruction Cache is virtual			
K0	2:0	9.12 on page 13	ity and coherency attribute. See Table 7 for the encoding of this field.  vrites of unsupported values are ignored.	R/W	Undefined <sup>1</sup>	Required

<sup>1.</sup> It is strongly recommended that the *KO* field be initialized by hardware to a value that would allow the processor to operate correctly even if software references kseg0 before initializing this value. The suggested value is the uncached encoding of 2. Some operating systems have been seen to reference kseg0 before initializing the *KO* field, causing processors who do not initialize the *KO* field at reset to hang during boot. While this is certainly a software error, having to debug such errors during boot of a new processor may easily justify the minimal hardware necessary to initialize the *KO* field at reset.

# 9.48 Configuration Register 1 (CP0 Register 16, Select 1)

#### **Compliance Level:** Required.

The *Config1* register is an adjunct to the *Config* register and encodes additional capabilities information. All fields in the *Config1* register are read-only.

The I-Cache and D-Cache configuration parameters include encodings for the number of sets per way, the line size, and the associativity. The total cache size for a cache is therefore:

```
Cache Size = Associativity * Line Size * Sets Per Way
```

If the line size is zero, there is no cache implemented.

Figure 9.50 shows the format of the Config1 register; Table 9.67 describes the Config1 register fields.

### Figure 9.50 Config1 Register Format

3	1 30	25	24 22	21 19	18 16	15 13	12 10	9 7	6	5	4	3	2	1	0
N	MMU Size -	1	IS	IL	IA	DS	DL	DA	C2	MD	PC	WR	CA	EP	FP

#### **Table 9.67 Config1 Register Field Descriptions**

Field	ds			Read/		
Name	Bits		Description	Write	Reset State	Compliance
М	31	is present. I this bit sho	reserved to indicate that a <i>Config2</i> register if the <i>Config2</i> register is not implemented, and read as a 0. If the <i>Config2</i> register is ed, this bit should read as a 1.	R	Preset by hardware	Required
MMU Size - 1	3025	through 63	entries in the TLB minus one. The values 0 in this field correspond to 1 to 64 TLB value zero is implied by <i>Config<sub>MT</sub></i> having none'.	R	Preset by hardware	Required
IS	24:22	I=cache set	s per way:	R	Preset by hardware	Required
		Encoding	Meaning			
		0	64			
		1	128			
		2	256			
		3	512			
		4	1024			
		5	2048			
		6	4096			
		7	32			

Table 9.67 Config1 Register Field Descriptions (Continued)

Name	Field	ds			D		
Encoding   Meaning	Name	Bits		Description	Read/ Write	Reset State	Compliance
Encoding   Meaning	IL	21:19	I-cache line	e size:	R		Required
O No I-Cache present     1			Encoding	Meaning		naraware	
2   8 bytes   3   16 bytes   4   32 bytes   5   64 bytes   6   128 bytes   7   Reserved			0				
3   16 bytes   4   32 bytes   5   64 bytes   6   128 bytes   7   Reserved			1	4 bytes			
A   32 bytes   5   64 bytes   6   128 bytes   7   Reserved			2	8 bytes			
Table			3	16 bytes			
18:16			4	32 bytes			
Table   Tabl			5	64 bytes			
IA			6	128 bytes			
Encoding   Meaning			7	Reserved			
Encoding   Meaning	IA	18:16	I-cache asso	ociativity:	R		Required
1   2-way     2   3-way     3   4-way     4   5-way     5   6-way     6   7-way     7   8-way     7   8-way     R   Preset by hardware     Encoding   Meaning   0   64     Meaning     0   64			Encoding	Meaning			
2   3-way     3   4-way     4   5-way     5   6-way     6   7-way     7   8-way     8-way     R   Preset by hardware     Encoding   Meaning   0   64			0	Direct mapped			
3   4-way     4   5-way     5   6-way     6   7-way     7   8-way     15:13   D-cache sets per way:   R   Preset by hardware     Encoding   Meaning   0   64			1	2-way			
4   5-way     5   6-way     6   7-way     7   8-way     8-way     R   Preset by hardware     Encoding   Meaning   0   64			2	3-way			
5   6-way     6   7-way   7   8-way			3	4-way			
Company   Comp			4	5-way			
DS 15:13 D-cache sets per way:    Encoding   Meaning   0   64   Required			5	6-way			
DS 15:13 D-cache sets per way:    R   Preset by hardware			6	7-way			
Encoding Meaning  0 64			7	8-way			
Encoding Meaning 0 64	DS	15:13	D-cache set	ts per way:	R		Required
			0	64			
			1	128			
2 256				256			
3 512			3	512			
4 1024			4	1024			
5 2048			5	2048			
6 4096			6	4096			
7 32			7	32			

Table 9.67 Config1 Register Field Descriptions (Continued)

Fiel	ds					
Name	Bits		Description	Read/ Write	Reset State	Compliance
DL	12:10	D-cache lir	e size:	R	Preset by hardware	Required
		Encoding	Meaning			
		0	No D-Cache present			
		1	4 bytes			
		2	8 bytes			
		3	16 bytes			
		4	32 bytes			
		5	64 bytes			
		6	128 bytes			
		7	Reserved			
DA	9:7	D-cache as	sociativity:	R	Preset by hardware	Required
		Encoding	Meaning		inara ware	
		0	Direct mapped			
		1	2-way			
		2	3-way			
		3	4-way			
		4	5-way			
		5	6-way			
		6	7-way			
		7	8-way			
C2	6	Coprocesso	or 2 implemented:	R	Preset by hardware	Required
		Encoding	Meaning			
		0	No coprocessor 2 implemented			
		1	Coprocessor 2 implements			
			icates not only that the processor contains Coprocessor 2, but that such a coprocessor			
MD	5	MIPS64/m	note MDMX ASE implemented on a icroMIPS64 processor. Not used on a icroMIPS32 processor.	R	0	Required
		support for ment is atta MDMX is	icates not only that the processor contains MDMX, but that such a processing elected.  deprecated in Release 5 and cannot be ed when the MSA Module is implemented.			

Table 9.67 Config1 Register Field Descriptions (Continued)

Fiel	ds				
Name	Bits	Description	Read/ Write	Reset State	Compliance
PC	4	Performance Counter registers implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		No performance counter registers implemented			
		1 Performance counter registers implemented			
WR	3	Watch registers implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		0 No watch registers implemented			
		1 Watch registers implemented			
CA	2	Code compression (MIPS16e) implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		0 MIPS16e not implemented			
		1 MIPS16e implemented			
EP	1	EJTAG implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		0 No EJTAG implemented			
		1 EJTAG implemented			
FP	0	FPU implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		0 No FPU implemented			
		1 FPU implemented			
		This bit indicates not only that the processor contains support for a floating-point unit, but that such a unit is attached.  If an FPU is implemented, the capabilities of the FPU can be read from the capability bits in the <i>FIR</i> CP1 register.			

# 9.49 Configuration Register 2 (CP0 Register 16, Select 2)

**Compliance Level:** *Required* if a level 2 or level 3 cache is implemented, or if the *Config3* register is required; *Optional* otherwise. In Release 6, presence of *Config2* is dependent on *Config5*<sub>L2C</sub>.

The Config2 register encodes level 2 and level 3 cache configurations.

Figure 9.51 shows the format of the Config2 register; Table 9.68 describes the Config2 register fields.

#### Figure 9.51 Config2 Register Format

31	30 28	27 24	23 20	19 16	15 12	11 8	7 4	3 0
M	TU	TS	TL	TA	SU	SS	SL	SA

### **Table 9.68 Config2 Register Field Descriptions**

Fie	lds					Read /	Reset	
Name	Bits		Desc	ription		Write	State	Compliance
M	31	present. I bit should	If the Config3 regis	te that a <i>Config3</i> register is not implemente <i>Config3</i> register is it as a 1.	ed, this	R	Preset by hardware	Required
TU	30:28	bits. If th		iary cache control or mented it should rea	R/W	Preset by hardware	Optional	
TS	27:24	Tertiary of	eache sets per way:		R	Preset by	Required	
			Encoding	Sets Per Way			hardware	
			0	64				
			1	128				
			2	256				
			3	512				
			4	1024				
			5	2048				
			6	4096				
			7	8192				
			8-15	Reserved				
			5 15 115551.00					

Table 9.68 Config2 Register Field Descriptions (Continued)

Fie	lds					Read /	Reset		
Name	Bits		Desc	ription		Write	State	Compliance	
TL	23:20	Tertiary o	cache line size:			R	Preset by	Required	
			Encoding	Line Size			hardware		
			0	No cache present					
			1	4					
			2	8					
			3	16					
			4	32					
			5	64					
			6	128					
			7	256					
			8-15	Reserved					
TA	19:16	Tertiary o	cache associativity:			R	Preset by	Required	
			Encoding	Associativity			hardware		
			0	Direct Mapped					
			1	2					
			2	3					
			3	4					
			4	5					
			5	6					
			6	7					
			7	8					
			8-15	Reserved					
SU	15:12	bits. If th	ntation-specific sec is field is not imple nored on write.	ondary cache control or emented it should read	or status as zero	R/W	Preset by hardware	Optional	
SS	11:8	Secondar	ry cache sets per wa	ny:		R	Preset by	Required	
			Encoding	Sets Per Way			hardware		
			0	64					
			1	128					
			2	256					
			3	512					
			4	1024					
			5	2048					
			6	4096					
			7	8192					
			8-15	Reserved					

Table 9.68 Config2 Register Field Descriptions (Continued)

Fields				Read /	Reset		
Name	Bits		Desc	cription	Write	State	Compliance
SL	7:4	Secondar	y cache line size:		R	Preset by	Required
			Encoding	Line Size		hardware	
			0	No cache present			
			1	4			
			2	8			
			3	16			
			4	32			
			5	64			
			6	128			
			7	256			
			8-15	Reserved			
		· ·		· · · · · · · · · · · · · · · · · · ·			
SA	3:0	Secondar	y cache associativi	ity:	R	Preset by	Required
			Encoding	Associativity		hardware	
			0	Direct Mapped			
			1	2			
			2	3			
			3	4			
			4	5			
			5	6			
			6	7			
			7	8			
			8-15	Reserved			

# 9.50 Configuration Register 3 (CP0 Register 16, Select 3)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 2 of the Architecture, the SmartMIPS<sup>TM</sup> ASE, or trace logic; *Optional* otherwise.

The Config3 register encodes additional capabilities. All fields in the Config3 register are read-only.

Release 5 adds Config3<sub>LPA</sub> to allow software to determine the presence of XPA (>36-bit PA support).

Figure 9-52 shows the format of the Config3 register; Table 9.69 describes the Config3 register fields.

### Figure 9-52 Config3 Register Format

(	31	30	29	28	27	26	25	24	23	22 21	20 18	3 17	16	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	M	0	CGCR	MSAP	ВР	BI	SC	PW	VZ	IPLW	MMAR	MCU	ISA On Exc	ISA	ULRI	RXI	DSP2P	DSPP	СТХТС	ITL	LPA	VEIC	VInt	SP	СММ	МТ	SM	TL

### **Table 9.69 Config3 Register Field Descriptions**

Field	ls					
Name	Bits		Description	Read/Write	Reset State	Compliance
M	31	present. If the C	red to indicate that a <i>Config4</i> register is <i>config4</i> register is not implemented, this bit 0. If the <i>Config4</i> register is implemented, and as a 1.	R	Preset by hard- ware	Required
0	30	Must be written	as zero; returns zeros on read.	0	0	Reserved
CMGCR	29	-	ager memory-mapped Global Configura- ace is implemented.	R	Preset by hard- ware	Required for Coherent
		Encoding	Meaning			Multiple -Core
		0	CM GCR space is not implemented			implementa-
		1	CM GCR space is implemented			the Coherency
						Manager.
MSAP	28	MIPS SIMD Are	chitecture (MSA) is implemented.	R	Preset by hard-	Required
		Encoding	Meaning		ware	
		0	MSA Module not implemented			
		1 MSA Module is implemented				

**Table 9.69 Config3 Register Field Descriptions (Continued)** 

Field	ds					
Name	Bits		Description	Read/Write	Reset State	Compliance
BP	27	whether the faul	ter implemented. This bit indicates ting prior branch instruction word register se 6: <i>BadInstrP</i> is always implemented.	R	Preset by hard- ware (Pre-Release 6)	Required
		Encoding	Meaning		1	
		0	BadInstrP register not implemented		(Release 6)	
		1	BadInstrP register implemented			
BI	26	the faulting instr	or implemented. This bit indicates whether ruction word register is present. Release 6: ays implemented.	R	Preset by hard- ware (Pre-Release 6)	Required
		Encoding	Meaning		1	
		0	BadInstr register not implemented		(Release 6)	
		1	BadInstr register implemented			
SC	25		l implemented. This bit indicates whether ntrol registers SegCtl0, SegCtl1 and sent.	R	Preset by hard- ware	Required
		Encoding	Meaning			
		0	Segment Control not implemented			
		1	Segment Control is implemented			
PW	24	cates whether th	Table Walk implemented. This bit indie Page Table Walking registers <i>PWBase</i> , <i>WSize</i> are present.	R	Preset by hard- ware	Required
		Encoding	Meaning			
		0	Page Table Walking not implemented			
		1	Page Table Walking is implemented			
VZ	23		Virtualization Module implemented. This bit indicates whether the Virtualization Module is implemented.		Preset by hard- ware	Required
		Encoding	Meaning			
		0	Virtualization Module not implemented			
		1	Virtualization Module is implemented			

**Table 9.69 Config3 Register Field Descriptions (Continued)** 

Field	ls					
Name	Bits		Description	Read/Write	Reset State	Compliance
IPLW	22:21	Width of Status	IPL and Cause <sub>RIPL</sub> fields:	R	Preset by hard-	Required if
		Encoding	Meaning		ware	MCU ASE is implemented
		0	IPL and RIPL fields are 6-bits in width.			
		1	IPL and RIPL fields are 8-bits in width.			
		Others	Reserved.			
		are used as the m	8 8-bits in width, bits 18 and 16 of <i>Status</i> nost-significant bit and second most-signectively, of that field.			
		Cause are used	is 8-bits in width, bits 17 and 16 of as the most-significant bit and second bit, respectively, of that field.			
MMAR	20:18	microMIPS32 ar level.	nd nanoMIPS32Architecture Revision	R	Preset by hard- ware	Required if nano/micro-MIPS is
		and onwards are limited to Releas	re reserved for microMIPS. Encodings 3 reserved for nanoMIPS. microMIPSis se 6 or prior architectures.			implemented
		field of Config  If the ISA field of	of <i>Config3</i> is zero, nano/microMIPS32 is and this field is not used.			
		Encodin	g Meaning			
		0	Release 3 or Release 5			
		1	Reserved			
		2	Release 6			
		3	Release 6 nanoMIPS32			
		4-7	Reserved for nanoMIPS			
MCU	17	MIPS® MCU A	SE is implemented.	R	Preset by hard-	Required if
		Encoding	Meaning		ware	MCU ASE is implemented
		0	MCU ASE is not implemented.			piomontou
		1	MCU ASE is implemented			
	<u> </u>					

**Table 9.69 Config3 Register Field Descriptions (Continued)** 

Field	ds					
Name	Bits		Description	Read/Write	Reset State	Compliance
ISAOnExc	16		ruction Set Architecture used after vector- ion. Affects all exceptions whose offsets Base.	RW if both instruction sets are imple- mented; Preset	Undefined	Required if nano/micro-MIPS is implemented.
		Encoding	Meaning	1 if only nano/micro-		
		0	MIPS32is used on entrance to an exception vector.	MIPS is implemented.		
		1	nano/microMIPS32 is used on entrance to an exception vector.			
ISA	15:14		tion Set Availability.  I is applicable to nanoMIPS.	R	Preset by hard- ware	Required if nano/micro-
		Encoding	Meaning			MIPS is implemented
		0	Only MIPS32 Instruction Set is implemented.			
		1	Only nano/microMIPS32 is implemented.			
		2	Both MIPS32and microMIPS32 ISAs are implemented. MIPS32 ISA used when coming out of reset.			
		3	Both MIPS32and microMIPS32 ISAs are implemented. nano/microMIPS32 ISA used when coming out of reset.			
ULRI	13	indicates whether implemented. Release 6: <i>User</i> Release 6 nanoN never implement	UserLocal register implemented. This bit or the UserLocal Coprocessor 0 register is always implemented.  MIPS with Config5 <sub>NMS</sub> =1: UserLocal is ted since the instruction RDHWR is not Config5 <sub>NMS</sub> =1.	R	Preset by hard- ware (Pre-Release 6)  1 (Release 6 if Config5 <sub>NMS</sub> = 0)	Required
		Encoding	Meaning		0 (Release 6 if	
		0	UserLocal register is not implemented		Config5 <sub>NMS</sub> =	
		1	UserLocal register is implemented		1)	

**Table 9.69 Config3 Register Field Descriptions (Continued)** 

Field	ds					
Name	Bits	-	Description	Read/Write	Reset State	Compliance
RXI	12	exist within the	ndicates whether the RIE and XIE bits PageGrain register. RIE and XIE bits are always implemented or 4	R	Preset by hard- ware (Pre-Release 6)	Required
		Encoding	Meaning		(Release 6)	
		0	The RIE and XIE bits are not implemented within the PageGrain register.			
		1	The RIE and XIE bits are implemented within the PageGrain register.			
DSP2P	11		odule Revision 2 implemented. This bit er Revision 2 of the MIPS DSP Module is	R	Preset by hard- ware	Required
		Encoding	Meaning			
		0	Revision 2 of the MIPS DSP Module is not implemented			
		1	Revision 2 of the MIPS DSP Module is implemented			
DSPP	10		odule implemented. This bit indicates PS DSP Module is implemented.	R	Preset by hard- ware	Required
		Encoding	Meaning			
		0	MIPS DSP Module is not implemented			
		1	MIPS DSP Module is implemented			
CTXTC	9	the BadVPN2 fi	registers is implemented and the width of eld within the <i>Config</i> register register contents of the <i>ContextConfig</i> register.	R	Preset by hard- ware	Required
		Encoding	Meaning			
		0	ContextConfig is not implemented.			
		1	ContextConfig is implemented and is used for the Config <sub>BadVPN2</sub> field.			
			- Dut 11 11 2			

**Table 9.69 Config3 Register Field Descriptions (Continued)** 

Field	ds					
Name	Bits		Description	Read/Write	Reset State	Compliance
ITL	8		nce <sup>™</sup> mechanism implemented. This bit or the MIPS IFlowTrace is implemented.	R	Preset by hard- ware	Required (Release 2.1
		Encoding	Meaning			Only)
		0	MIPS IFlowTrace is not implemented			
		1	MIPS IFlowTrace is implemented			
LPA	7	PageGrain regifields and associ Modifications physical addreture of Releas Modifications LLAddr, Tagifields PageGrain Config5XPA The following in required: MTHC0, MFI MTC0 modifields For implementat	to other optional CP0 registers with PA:	R	Preset by hard-ware	Required (Release 5)
VEIC	6	Support for an emented.	xternal interrupt controller is imple-	R	Preset by hard- ware	Required (Release 2
		Encoding	Meaning			Only)
		0	Support for EIC interrupt mode is not implemented			
		1	Support for EIC interrupt mode is implemented			
		are present if thi  Cause <sub>RIPL</sub> Status <sub>IPL</sub> IntCt <sub>IVS</sub> SRSCtl <sub>EICSS</sub> For implementat bit returns zero of This bit indicate	ions of Release 1 of the Architecture, this on read. s not only that the processor contains supnal interrupt controller, but that such a			

**Table 9.69 Config3 Register Field Descriptions (Continued)** 

Field	ds						
Name	Bits		Description	Read/Write	Reset State	Compliance	
VInt	5		pts implemented. This bit indicates d interrupts are implemented.	R	Preset by hard- ware	Required (Release 2	
		Encoding	Meaning			Only)	
		0	Vector interrupts are not implemented				
		1	Vectored interrupts are implemented				
		are present if thi • IntCtIVS • SRSMap	ions of Release 1 of the Architecture, this				
SP	4	Small (1 kB) page PageGrain regi	ge support is implemented, and the ster exists	R	Preset by hard- ware	Required (Release 2 Only)	
		Encoding	Meaning			J,	
		0	Small page support is not implemented				
		1	Small page support is implemented				
		<ul> <li>are present if thi</li> <li>Modifications reflect suppor</li> <li>PageMask<sub>12</sub></li> <li>PageGrain</li> </ul>	to EntryLo0, EntryLo1, and EntryHi to t for pages less than 4 kB				
CDMM	3		e Memory Map implemented. This bit or the CDMM is implemented.	R	Preset by hard- ware	Required	
		Encoding	Meaning				
		0	CDMM is not implemented				
		1	CDMM is implemented				
MT	2		dule implemented. This bit indicates PS MT Module is implemented.	R	Preset by hard- ware	Required	
		Encoding	Meaning				
		0	MIPS MT Module is not implemented				
		1	MIPS MT Module is implemented				
		For Release 6 ar	ad after, this bit must be 0.				

**Table 9.69 Config3 Register Field Descriptions (Continued)** 

Field	ds					
Name	Bits		Description	Read/Write	Reset State	Compliance
SM	1		SE implemented. This bit indicates artMIPS ASE is implemented.	R	Preset by hard- ware	Required (Pre-Release
		Encoding			(Pre-Release 6)	6)
		0	0 SmartMIPS ASE is not implemented			
		1	SmartMIPS ASE is implemented			
SM	1	SmartMIPS <sup>TM</sup> A	SE not implemented.	R	0 (Release 6)	Reserved (Release 6)
TL	0	Trace Logic impor data trace is i	olemented. This bit indicates whether PC implemented.	R	Preset by hard- ware	Required
		Encoding	Encoding Meaning			
		0	0 Trace logic is not implemented			
		1	Trace logic is implemented			

# 9.51 Configuration Register 4 (CP0 Register 16, Select 4)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 2 of the Architecture; *Optional* otherwise.

The Config4 register encodes additional capabilities.

The number of page-pair entries within the FTLB = decode(FTLBSets) \* decode(FTLBWays).

The number of page-pair entries accessible in the VTLB is defined by concatenating  $Config4_{VTLBSizeExt}$  and  $Config1_{MMUSize}$ . Modifying VTLB size can be used to allow software to reserve high index slots in the VTLB.

Figure 9.54 shows the format of the Config4 register; Table 9.70 describes the Config4 register fields.

## Figure 9.53 Config4 Register Format (Pre-Release 6)

31	30	29	28	27 24	23	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M	M IE AE VTLBSizeExt KScrExist MMU ExtDef								Definition Depends on MMI FytDef													
				If M	MUExtDef=3				0			TLI geSi			F	TLB	3Wa	ys	]	FTL	BSe	ts
				If M	MUExtDef=2					000	١		TLI geS		F	TLB	<b>s</b> Wa	ys	1	FTL	BSe	ts
	If MMUExtDef=1										000	000					MI	MU	Size	Ext		
	If MMUExtDef=0												(	0000	0000	000	000	C				

#### Figure 9.54 Config4 Register Format (Release 6)

31	30 29	28	27 24	23	16	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	U
M	IE	AE	VTLBSizeExt	KScrExist		Res	serv	ed			TLE geSi			F	ГLВ	Way	ys	F	TLE	3Set	s

### **Table 9.70 Config4 Register Field Descriptions**

Fie	lds		Read /	Reset	
Name Bits		Description	Write	State	Compliance
M	31	This bit is reserved to indicate that a <i>Config5</i> register is present. If the <i>Config5</i> register is not implemented, this bit should read as a 0. If the <i>Config5</i> register is implemented, this bit should read as a 1.	R	Preset by hardware	Required

**Table 9.70 Config4 Register Field Descriptions (Continued)** 

Fie	elds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
IE	30:29	TLB invalidate i	nstruction support/configuration.	R	Preset by hardware	Required for TLBINV, TLBINVF, EntryHi <sub>EHINV</sub>
		Encoding	Meaning			These features must be
		00	TLBINV, TLBINVF, EntryHi <sub>EHINV</sub> not supported by hardware. In Release 6, it is recommended that TLBINV, TLBINVF, and EntryHi <sub>EHINV</sub> be supported in implementations with TLBs.  TLBINV, TLBINVF not supported. EntryHi <sub>EHINV</sub> supported.  TLBINV, TLBINVF supported. EntryHi <sub>EHINV</sub> supported. TLBINV* instructions operate on one TLB entry.  TLBINV, TLBINVF supported. EntryHi <sub>EHINV</sub> supported. EntryHi <sub>EHINV</sub> supported Refer to Volume II for the full description of these instructions. TLBINV* instructions operate on entire MMU.			implemented if Segmentation Control is implemented. These features are recommended for FTLB/VTLB MMUs.  Always Required for implementations with TLBs; i.e., Config <sub>MT</sub> =1 or 4. (Release 6)
AE	28	If this bit is set,	then <i>EntryHI<sub>ASID</sub></i> is extended to 10 bits.	R	Preset by hardware	Required
VTLB- SizeExt	27:24	Pre-Release 6: It catenated to the Config1 <sub>MMUSiz</sub> Release 6: This	if $Config_{MT} = 1$ or 4; otherwise, reserved. If $Config4_{MMUExtDef} = 3$ , this field is con- left of the most-significant bit of the graph field to indicate the size of the VTLB. If the config1 is always concatenated to the left of the cant bit of the $Config1_{MMUSize}$ .	R	Preset by hardware	Required if  Config4 <sub>MMUExtDef</sub> =3  (Pre-Release 6)  Required if  Config <sub>MT</sub> =1 or 4  (Release 6)
KScr Exist	23:16	Up to 6 KScrate able. Bit 18 of the to KScratch2, a ated KScratch in Scratch registers sented in this fie mented, Bit 16 in register is imples future debug pur	any CP0 KScratch registers are available. Ch, KScratch1-6, registers may be available field corresponds to KScratch1, bit 19 and so on. If the bit is set, then the associst present.  It meant for other purposes are not repredld. For example, if EJTAG is implest present to zero even though DESAVE mented at Select 0. Select 1 is reserved for the poses and should not be used as a kernel so bit 17 is preset to zero.	R	Preset by hardware	Required

Table 9.70 Config4 Register Field Descriptions (Continued)

Fiel	lds					Read /	Reset	
Name	Bits		Desci	ription		Write	State	Compliance
MMU	15:14	MMU Extension				R	Preset by	Required
Ext Def		Defines how Co	onfig <b>4</b> [13:0]	is to be interpreted.			hardware	(Pre-Release 6)
Dei		Encoding		Meaning				
		0	_	2:0] - Must be written a	as			
		1	Config4[7:0	0] used as MMUSizeF	Ext.			
		2	Config4[7:	0] used as FTLBSets. 4] used as FTLBWays 9:8] used as FTLBPage				
		3	FTLB and Config4[3:4 Config4[7:4 Config4[12]	VTLB supported. 0] used as FTLBSets. 4] used as FTLBWays 1:8] used as FTLBPage 1:24] used as VTLBSiz	eSize.			
MMU Ext Def	15:14	In Release 6, the	ese bits are re	eserved.		R	Preset by hardware	Reserved (Release 6)
FTLB	10:8	Indicates the Pag	ge Size of the	e FTLB Array Entries.		RW if	Preset by	Required if MMUExt-
Page Size		Er	coding	Page Size		multiple FTLB	hardware, chosen value	Def=2 (Pre-Release 6)
			0	1 kB		page-	is implemen-	(Tie-Release 0)
			1	4 kB		sizes are	tation spe-	
			2	16 kB		imple- mented	cific	
			3	64 kB		mented		
			4	256 kB		R if only		
			5	1 GB		one FTLB		
			6	4 GB		page size		
			7	Reserved		is imple-		
		these sizes, even can detect if a F the desired size mented, the regi ing. If the size is is not changed.  The FTLB must register field val behavior is UNI	a subset of of TLB page size into this register field is us not implem be flushed oue is change of DEFINED if	to implement any sub only one pagesize. Soft ze is implemented by a ster field. If the size is applated to the desired ented, the register field of any valid entries befored by software. The FT of there are valid FTLB and using a common p	ftware writing simple-encodd value fore this LB entries	mented.		

**Table 9.70 Config4 Register Field Descriptions (Continued)** 

Fiel	ds					Dood /	Danet	
Name	Bits		Desci	ription		Read / Write	Reset State	Compliance
FTLB	12:8	Indicates	the Page Size of the	e FTLB Array Entr	ies.	R/W if	Preset by	Required if MMUExt-
Page Size			Encoding	Page Size		multiple	hardware,	Def=3
			0	1 kB		FTLB page-	chosen value is implemen-	(Pre-Release 6)
			1	4 kB		sizes are	tation spe-	Required if $Config_{MT} = 4$
			2	16 kB		imple-	cific	(Release 6)
			3	64 kB		mented		
			4	256 kB		R if only		
			5	1 MB		one		
			6	4 MB		FTLB page size		
			7	16 MB		is imple-		
			8	64 MB		mented.		
			9	256 MB				
			10	1 GB				
			11	4 GB				
			12	16 GB				
			13	64 GB				
			14	256 GB				
			15	1 TB				
			16	4 TB				
			17	16 TB				
			18	64 TB				
			19	256 TB				
		these size can detec the desire mented, t ing. If the is not cha	ntations are allowed es, even a subset of of t if an FTLB page si ed size into this regi the register field is u e size is not implement anged.  B must be flushed of teld value is change is UNDEFINED if	only one page size. ize is implemented ster field. If the size updated to the desire ented, the register f any valid entries t d by software. The there are valid FTI	Software by writing e is imple- ed encod- ield value before this FTLB B entries			

**Table 9.70 Config4 Register Field Descriptions (Continued)** 

Fiel	lds					Dood /	Deset	
Name	Bits	-	D	escription		Read / Write	Reset State	Compliance
FTLB	7:4	Indicates	the Set Associa	ativity of the FTLB Array <sup>1</sup>		R	Preset by	Required if MMU <sub>ExtDef</sub> =2
Ways			Encoding	g Associativity			hardware	(Pre-Release 6)
			0	2				Required if Config <sub>MT</sub> =4
			1	3				(Release 6)
			2	4				
			3	5				
			4	6				
			5	7				
			6	8				
			7-15	Reserved				
FTLB Sets	3:0	Indicates Array.	ndicates the number of Sets per Way within th		ΓLB	R	Preset by hardware	Required if MMUExt- Def=2 (Pre-Release 6)
			Encoding Sets per Way				Required if Config <sub>MT</sub> =4	
			0 1				(Release 6)	
			1	2				
			2	4				
			3	8				
			4	16				
			5	32				
			6	64				
			7	128				
			8	256				
			9	512				
			10	1024				
			11	2048				
			12	4096				
			13	8192				
			14	16384				
			15	32768				
MMU- SizeExt	7:0	Config1	MMUSize-1 field  d is concatenate	1 then this field is an external.  d to the left of the most-signal.  3-1 field to indicate the siz	gnifi-		Preset by hardware	Required if MMUExt- Def=1 (Pre-Release 6)

<sup>1.</sup> As noted by Section 4.9 "TLB-Based Virtual Address Translation" on page 31, the MMU must be able to map 2 instruction pages and 1 data page simultaneously at a minimum. The addresses might require that all three pages reside in the same set (e.g., same index) within the FTLB. For that reason, a minimum of 2 FTLB ways is necessary. The two adjacent instruction pages would use one way and the data page would use a second way.

# 9.52 Configuration Register 5 (CP0 Register 16, Select 5)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 3 of the Architecture; *Optional* otherwise.

Figure 9.55 shows the format of the Config5 register; Table 9.71 describes the Config5 register fields.

### Figure 9.55 Config5 Register Format



**Table 9.71 Config5 Register Field Descriptions** 

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
M	31	figuration regist	ved to indicate that as yet undefined coners are present. With the current architecthis bit should always read as a 0.	R	Preset by hardware	Required
K	30	Coherency Attri	Config <sub>K0</sub> , Config <sub>Ku</sub> , Config <sub>K23</sub> Cache bute control if Segmentation Control is	R/W	0	Required for Segmentation Control. (Refer to 4.1.4 on page
		Encoding 0	Meaning $Config_{K0}$ , $Config_{Ku}$ , $Config_{K23}$ enabled.			25)
		1	Configk0, Config <sub>Ku</sub> , Config <sub>K23</sub> disabled.			
CV	29		ception Vector control. Disables logic forcregion in the event of a Cache Error Status <sub>BEV</sub> =0.	R/W	0	Required for Segmentation Control.
		Encoding	Meaning			(Refer to 4.1.4 on
		0	On Cache Error exception, vector address bits 3129 forced to place vector in kseg1.			page 25)
		1	On Cache Error exception, vector address uses full <i>EBase</i> value for bits 3129.			
EVA	28	Enhanced Virtu	al Addressing instructions implemented	R	Preset by hardware	Optional

Table 9.71 Config5 Register Field Descriptions (Continued)

Fie	lds			Read /	Reset	
Name	Bits	1	Description	Write	State	Compliance
MSAEn	27	MIPS SIMD At	chitecture (MSA) Enable.	R/W	0	Required if
		Encoding	Meaning			MSA Module is imple-
		0	MSA instructions and registers are disabled. Executing a MSA instruction causes a MSA Disabled exception.			mented.
		1	MSA instructions and registers are enabled.			
0	26	Returns zeros o	n read.	R0	0	Reserved
PMJ	25:23	The version of I legacy impleme number of the I. For Release 6 (i independently v. The architecture features(s) that ture. In general required to be s tions.  The architecture features. Howev PMJ enables so ance level.  If a feature has then it must be pliance level designed.	Privileged Resource Architecture (PRA) in nations is implicitly defined by the release SA.  nanoMIPS) and onwards the PRA can be rersioned using the field PMJ.  e is to use PMJ to explicitly indicate major are introduced into the privileged architecta feature is considered major if it is apported uniformly across all implementative, where a feature is considered required, ftware visible support for such a complication of the resource of the Release #: PMJ #" in the compaction. This means that PMJ is reset to 0 of the Release # of the architecture.	R	Preset by hardware	Required (Release 6 nanoMIPS)
		Encoding	Meaning			
		0	Release 6 and prior. Or, initial value associated with a new release of the architecture.			
		1-7	Reserved.			
WR2	22	Release 6 nanol	version 2.0. Version 2 is a requirement of MIPS and future releases of the architecture ded by another version.	R	Preset by hardware	Required (Release 6 nanoMIPS)
		Encoding	Meaning			
		0	Legacy Watch Register definition.			
		1	Watch Register version 2.0.			

Table 9.71 Config5 Register Field Descriptions (Continued)

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
NMS	21	nanoMIPS ISA tation. The instr	Subset i.e., the subset of instructions of the defined for an energy-efficient implementations not included in the subset are in NMS" in the nanoMIPS ISA specifica-	R	Preset by hardware	Required (Release 6 nanoMIPS)
		Encoding	Meaning			
		0	nanoMIPS ISA is completely implemented.			
		1	Subset of nanoMIPS ISA is implemented.			
ULS	20	Uncached LL/S	C instructions present	R	Preset by	Optional
		Encoding	Meaning		hardware	(Release 6)
		0	Uncached LL/SC instruction support not present			
		1	Uncached LL/SC instruction support present			
			oth legacy and paired LL/SC instructions structions are LLWP, SCWP, LLWPE, and			
XPA	19		cal Addressing (XPA) present.  hysical addressing to greater than 36-bits in hentation.	R	Preset by hardware	Optional (Release 5)
		Encoding	Meaning			
		0	XPA is not present			
		1	XPA is present			
CRCP	18	Applies only to CRC instruction	edundancy Check) instructions are present. Release 6 and above. ns are defined for 32-bit (CRC32 and W and 64-bit (CRC32 and CRC32C B/H/ ures.	R	Preset by hardware	Required if CRC instruc- tions exist (Release 6)
		Encoding	Meaning			
		0	CRC instructions are not present.			
		1	CRC instructions are present.			

Table 9.71 Config5 Register Field Descriptions (Continued)

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
MI	MI 17 Related to Global TLB Invalidate support.  In an implementation that supports Global TLB Invalidate, both CP0 MemoryMapID and EntryHi_ASID/ASIDX may be supported in a mutually-exclusive manner.  MI may be R/W or R0. If MI is R/W, then support exists for one or the other, depending on the state of MI.  Config5 <sub>GI</sub> must be 2'b11 in this case.  If MI=0, then for MemoryMapID and WatchHi_MemoryMapID, writes are ignored, reads return 0.  If MI=1, then for EntryHi_ASID/ASIDX and WatchHi_ASID/EAS, writes are ignored, reads return 0.  If software modifies MI when it is R/W, then it must fully invalidate the affected TLB. Further, MemoryMapID and EntryHi_ASID/ASIDX becomes UNDEFINED if software changes the state of MI.  See CP0 MemoryMapID for additional detail.			R/W, R0	0	Required if Config5 <sub>GI</sub> != 0 (Release 6)
		Encoding	Meaning			
		0	Use of EntryHi <sub>ASID/ASIDX</sub> enabled.  If Config5 <sub>GI</sub> =00/10, then MI must be R0.			
		1	Use of MemoryMapID enabled.  Config5 <sub>GI</sub> must be 11. MI must be R/W			
GI	16:15	Global Invalidate instructions (I\$, TLB) supported.		R	Preset by hardware	Optional (Release 6)
		Encoding	Meaning			
		00	No Global Invalidate instructions are supported.			
		01	Reserved			
		10	Only Global Instruction Cache Invalidate instruction supported.			
		11	Both Global Instruction Cache and TLB Invalidate instructions supported.			
CA2	14	MIPS16e2.	config1 $_{CA}$ .  mentation of version 2.0 of MIPS16e,  1, $Config1_{CA}$ must also be 1.	R	Preset by hardware	Required (if MIPS16e2 supported)
		Encoding	Meaning			
		0	Version 2.0 is not implemented. (Config1 <sub>CA</sub> may still be 1)			
		1	Version 2.0 is implemented. (Config1 <sub>CA</sub> must be 1)			

Table 9.71 Config5 Register Field Descriptions (Continued)

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
XNP	13	Paired LL/SC family of instructions not present. The LL/SC family of instructions is required for Release 6 paired atomic support. This support is provided by extending the capability of legacy LL/SC instructions where paired instructions are LLWP, SCWP, LLWPE, and SCWPE.		R	Preset by hardware	Required (Release 6)
		Encoding	Meaning			
		0	Paired LL/SC instruction family supported			
		1	Paired LL/SC instruction family not supported			
0	12	Returns zero or	ı read.	R0	0	Reserved
DEC	11	If both modes a tially boot in lit ware can force a memory-map change will onl	pablify lian capability of processor. are supported, then the processor will initle-endian mode always. Thereafter, softachange in endian mode by setting a bit in ped external register. The endian mode y take effect on subsequent reset. For cure, software should read <i>ConfigBE</i> .	R	Preset by hardware	Required (Release 6)
		Encoding	Meaning			
		0	Only Little-Endian mode supported. Any implementation must support Little-endian mode.			
		1	Both Little and Big-Endian modes supported.			
L2C	10	Indicates presen	nce of CP0 Config2.	R	Preset by	Required
		Encoding	Meaning		hardware	(Release 6)
		0	Config2 present. Software can read Config2 to determine L2/L3 cache configuration.			
		1	Config2 not present. Replaced by memory mapped register that software can read instead.			

Table 9.71 Config5 Register Field Descriptions (Continued)

Fields				Read /	Reset	
Name	Bits		Description	Write	State	Compliance
UFE	9	Enable for user mode access to Config $5_{FRE}$ . User mode can conditionally access Config $5_{FRE}$ using CTC1 and CFC1 instructions.		R/W	0	Optional (Release 5)
		Encoding	Meaning			
		0	An attempt by user to read/write Config5 <sub>FRE</sub> causes a Reserved Instruction exception.			
		1	User is allowed to write Config5 <sub>FRE</sub> (only) using CTC1, and read Config5 <sub>FRE</sub> (only) using CFC1.			
		Config5 <sub>UFE</sub> app	cess Config5 using MTC0/MFC0.  blies also to kernel use of CFC1/CTC1.  reserved if: FIR <sub>FREP</sub> is 0 or Config1 <sub>FP</sub> =0.			
FRE	FRE 8 Enable for user mode to emulate $Status_{FR}=0$ handling on an FPU with $Status_{FR}$ hardwired to 1. User mode can conditionally access $Config5_{FRE}$ using CTC1 and CFC1 instructions. Release 5 requires that $Status_{FR}=1$ when the MSA Modul is enabled. Release 6 eliminates the $Status_{FR}=0$ . If $Status_{FR}=0$ , then effective FRE always equals 0.		$_{\rm SFR}$ hardwired to 1. User mode can consist Config5 $_{\rm FRE}$ using CTC1 and CFC1 ares that Status $_{\rm FR}$ =1 when the MSA Module case 6 eliminates the Status $_{\rm FR}$ =0. If Status	R/W	0	Optional (Release 5)
		Encoding	Meaning			
		0	Instructions impacted by Config5 <sub>FRE</sub> do not generate additional exception conditions.			
		1	The following instructions cause a Reserved Instruction exception: - All single-precision FP arithmetic instructions All LWC1/LWXC1/MTC1 instruc- tions All SWC1/SWXC1/MFC1 instruc- tions.			
		Config5 <sub>FRE</sub> . LWXC1/SWX0	COP1 branches are not affected by C1 instructions are removed in Release 6. eserved if FIR <sub>FREP</sub> is 0, or Config1 <sub>FP</sub> =0.			

Table 9.71 Config5 Register Field Descriptions (Continued)

Fields				Read /	Reset	
Name	Bits		Description	Write	State	Compliance
VP 7		The value of thi cessors in a phy threading is sup Note that <i>Confi</i> . The new Releas	Processor. This bit is reserved for pre-Release 6. ue of this bit must be the same for all virtual proin a physical core. This bit determines if multing is supported in a Release 6 implementation. at $Config3_{MT}$ must be 0 for Release 6 and after. We Release 6 multi-threading features replace the Multi-threading Module.		Preset by hardware	Optional (Release 6)
		Encoding	Meaning			
		0	No multi-threading support. There is only one virtual core/physical core. There are no CP0 or ISA extensions for multi-threading.			
		1	Multi-threading features supported. This includes CP0 <i>GlobalNumber</i> register (reg = 3, sel = 1), instructions DVP/EVP, changes to EBASE to support virtual core numbering.			
SBRI	6	6 SDBBP instruction Reserved Instruction control. The purpose of this field is to restrict availability of SDBBP to kernel mode operation. It prevents user (and supervisor) code from entering Debug mode using SDBBP.		R/W	0	Required (Release 6)
		Encoding	Meaning			
		0	SDBBP instruction executes as defined prior to Release 6			
		1	SDBBP instruction can only be executed in kernel mode. User (or supervisor, if supported) execution of SDBBP will cause a Reserved Instruction exception.			

Table 9.71 Config5 Register Field Descriptions (Continued)

Fields				Read /	Reset	
Name	Bits		Description	Write	State	Compliance
MVH	5	Move To/From I are implemented These instruction Physical Address MemoryMapID Release 6. In Release 6 name	R	Preset by hardware	Required (Release 5-6)	
		Encoding	Meaning			
		0	MTHC0 and MFHC0 are not supported. CP0 extensions do not exist.			
		1	MTHC0 and MFHC0 are supported. Extensions to 32-bit CP0 registers exist.			
LLB	4	Load-Linked Bit (LLB) is present in CP0 <i>LLAddr</i> .  Features enabled by $Config5_{LLB} = 1$ are recommended if Virtualization is supported, i.e., $Config3_{VZ} = 1$ .		R	Preset by hardware	Required if LLAddr is implemented (Release 5)
		In Release 6, Co	onfig $5_{LLB}$ is read-only 1.	R	1	Required (Release 6)
		Encoding	Meaning			
		0	No new support added. Hardware is pre-Release 5 LL/SC compatible.			
		1	Additional support exists:  ERETNC instruction added.  CP0 <i>LLAddr<sub>LLB</sub></i> is mandatory. <i>LLbit</i> is software accessible through <i>LLAddr</i> [0].  SC instruction behavior is modified.			
MRP	3	3 CP0 Memory Accessibility Attribute Registers, MAAR and MAARI, are present.		R	Preset by hardware	Required if MAAR(I) implemented
		Encoding	Meaning			(Release 5)
		0	MAAR and MAARI not present.			
		1	MAAR and MAARI present. Software may program these registers to apply additional attributes to fetch/load/store access to memory/IO address ranges.			

Table 9.71 Config5 Register Field Descriptions (Continued)

Fie	Fields			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
UFR	2	This feature allows user-mode access to $Status_{FR}$ using CTC1 and CFC1 instructions.		R/W if $FIR_{UFRP} = 1$ else $0^2$	0	Optional in (Release 5)
		Encoding	Meaning	R	0	Reserved (Release 6)
		0	User-mode FR instructions not allowed.			(Release 0)
		1	User-mode FR instructions allowed.			
NF Exists	0	Indicates that the Nested Fault feature exists.		R	Preset	Required if the Nested Fault
		The Nested Fault feature allows recognition of faulting behavior within an exception handler.				feature exists.

<sup>1.</sup> Note on  $Config5_K$ , Segment CCA determination: Table 9.71 below shows which field determines the CCA of a segment when  $Config5_K$ =0 or  $Config5_K$ =1, on implementations with/without a TLB, when the region is accessed unmapped.

Table 9.72 SegCtl0<sub>K</sub> Segment CCA Determination

Segment	Config5 <sub>K</sub> =0	Config5 <sub>K</sub> =0	Config5 <sub>K</sub> =1
	No TLB	With TLB	
0	Config <sub>K23</sub>	Undefined <sup>1</sup>	$SegCtIO_{C0}$
1	$Config_{K23}$	Undefined <sup>1</sup>	$SegCtIO_{CI}$
2	$SegCtl1_{C2}$	$SegCtI1_{C2}$	SegCtl1 <sub>C2</sub>
3	Config <sub>K0</sub>	$Config_{K0}$	$SegCtI1_{C3}$
4	Config <sub>KU</sub>	Undefined <sup>1</sup>	$SegCtl2_{C4}$
5	${\it Config}_{KU}$	Undefined <sup>1</sup>	$SegCtl2_{C5}$

Note: Reset state of these regions is mapped on implementations containing a
TLB. Software must set *Config5<sub>K</sub>*=1 if it is programming any of these segments to
be used as unmapped on an implementation containing a TLB.

<sup>2.</sup>  $Config5_{UFR}$  is R/W if an FPU is present, and if the User-mode FR changing feature is present, i.e. if  $FIR_{UFRP}$  is set. Otherwise  $Config5_{UFR}$  is 0.

### 9.53 Reserved for Implementations (CP0 Register 16, Selects 6 and 7)

**Compliance Level:** *Implementation Dependent.* 

CP0 register 16, Selects 6 and 7 are reserved for implementation-dependent use and is not defined by the architecture. In order to use CP0 register 16, Selects 6 and 7, it is not necessary to implement CP0 register 16, Selects 2 through 5 only to set the *M* bit in each of these registers. That is, if the *Config2* and *Config3* registers are not needed for the implementation, they need not be implemented just to provide the M bits.

The architecture only defines the use of the M bits for presence detection of Selects 1 to 5.

### 9.54 Load Linked Address (CP0 Register 17, Select 0)

Compliance Level: Optional prior to Release 5. Required in Release 5 if Config5<sub>IJR</sub>=1. Required in Release 6.

The *LLAddr* register contains relevant bits of the physical address read by the most recent Load Linked instruction. This register is implementation-dependent, is for diagnostic purposes only, and serves no function during normal operation.

Because physical addresses may be up to 36 bits, and the *LLAddr* register is only 32 bits wide, implementations may need to choose which bits of the physical address to store in the *LLAddr* register. Because many LL/SC implementations use the cache, eliminating the bytes-within-line bits from the physical address might be a good choice.

If XPA, a Release5 feature that permits a PA size larger than 36 bits, is supported, *LLAddr* is extended to support up to a 59-bit PA, as specified in the MIPS64 LLAddr instruction definition. The number of additional bits supported is a function of the physical address size. Any high-order bits greater than bit 31 of this register are accessed with MTHC0 and MFHC0 instructions.

Release 5 also provides software with the ability to read and clear the LLbit, which is set when an LL instruction is executed. The presence of LLB in *LLAddr* in Release 5 can be detected by software through *Config5*<sub>LLB</sub>.

In Release 6, *Config5*<sub>LLB</sub> is read-only 1, and CP0 *LLAddr* is required.

Figure 9-56 shows the format of the *LLAddr* register and Table 9.73 describes the *LLAddr* register fields for pre-Release 5 implementations.

Figure 9-57 shows the format of the *LLAddr* register; Table 9.74 describes the *LLAddr* register fields.

#### Figure 9-56 LLAddr Register Format (pre Release 5)



#### Table 9.73 LLAddr Register Field Descriptions (pre Release 5)

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
PAddr	310	This field encodes the physical address read by the most recent Load Linked instruction. The format of this register is implementation-dependent, and an implementation may implement as many of the bits or format the address in any way that it finds convenient.	R	Undefined	Optional

#### Figure 9-57 LLAddr Register Format (Release 5 and after)

63	1	0
	PAddr	LLB

Table 9.74 LLAddr Register Field Descriptions (Release 5 and after)

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
PAddr	631	This field encodes the physical address read by the most recent Load Linked instruction. The format of this register is implementation-dependent, and an implementation may implement as many of the bits or format the address in any way that it finds convenient.  **LLAddr[1]* is always aligned to PA[5], which implies that *PAddr* is always 32-byte aligned.  In Release 5 implementations that do not support XPA (*Config3_LPA = 0*), this field represents up to 36 bits of PA. *LLAddr* is then equivalent to a 32-bit register with *LLAddr[31]* equal to PA[35].  If *Config3_LPA = 1*, then up to a 59-bit PA can be supported with *LLAddr[54]* = PA[59].  The number of physical address bits is implementation-specific. For the unimplemented address bits, writes are ignored and reads return zero.	R	Undefined	Optional (Release 5) Required (Release 6)
LLB	0	LLbit.  LLB is set when the LL instruction is executed. The SC instructions and other hardware events may clear LLB.  This field allows the LLbit to be software accessible.  LLB can be cleared by software but cannot be set.	R/W	0	Required if Config5 <sub>LLB</sub> =1 (Release 5)  Required (Release 6)

### 9.55 Memory Accessibility Attribute Register (CP0 Register 17, Select 1)

**Compliance Level:** Optional

The MAAR register is a read/write register included in Release 5 of the architecture that defines the accessibility attributes of physical address regions. In particular, MAAR defines whether a instruction fetch or data load can speculatively access such a region within the physical address bounds specified by the MAAR.

If the MAAR function yields a valid attribute, it will only override any equivalent attribute determined through other means, if it provides a more conservative outcome. For example, if the MMU yields a cacheable CCA, but MAAR yields a speculate attribute set to 0, then the access should not speculate as determined by the MAAR result. Similarly, if the MMU yields an uncacheable CCA, but MAAR yields a speculate attribute set to 1, then the access should not speculate.

In Release 5, the CCA of an access now defines whether the access can speculate, along with MAAR. An access with a cacheable CCA is allowed to speculate. An access with uncacheable CCA on the other hand is not allowed to speculate unless the uncacheable CCA=7 (UCA) is used. The final speculative attribute is a combination of the CCA and MAAR as described above.

The address range specified by a *MAAR* may be used to specify an attribute for any region of the address space, whether memory (DRAM) or memory-mapped I/O.

The definition of MAAR is impacted by Extended Physical Addressing (XPA), a MIPS32 Release 5 feature. In a 32-bit implementation, if XPA is supported, then MAAR must be extended by additional physical address bits. To maintain atomicity of the write to an extended MAAR, two valid bits, VL and VH are required. The presence and use of both bits is conditional on  $PageGrain_{ELPA}$  and  $Config5_{XPA}$ .

Both VL and VH will be present if  $Config5_{XPA}$ =1. In this circumstance, VH is effective if  $PageGrain_{ELPA}$ =1, otherwise it is reserved. When effective, software must use MTHC0 to write this bit.

It is recommended that Release 5 implementations of the architecture include the *MAAR* feature to allow architectural instead of implementation-dependent definition of speculation.

The Release 5 specification of MAAR requires that MAAR registers be paired, i.e., one specifies an upper bounds of the address range, and the other the lower bound.

MAAR must be implemented in conjunction with MAARI (MAAR Index, CP0 Register 17, Sel 2). MAARI must be initialized with the appropriate MAAR register number before the MAAR is accessed with a CP0 move-to or move-from instruction. An EHB instruction is required to be placed between the write to MAARI and subsequent execution of the CP0 read or write that specifies MAAR.

The presence of MAAR can be detected by software through Config5<sub>MRP</sub>.

Figure 9.58 and Figure 9-59 show the format of the MAAR register; Table 9.75 describes the MAAR register fields.

#### Operation:

The pseudo-code shows a 3-pair MAAR implementation to determine speculation. It is strongly recommended that implementations follow this description to enable portable software. As described, software must set the logical valid to 1 of each register in the pair to enable a MAAR pair, where the valid of each register may be composed of up to two valids, a high and low. The logical valid is determined as given in Table 9.76. Software may clear the logical valid of any one of the pair to invalidate the whole MAAR pair. Once the address range is valid, hardware factors in the spec-

ulate attribute of only the upper MAAR register with even index, as shown in Table 9.77.

```
speculate_{CCA} \leftarrow 0 // default is not to speculate
// Modify speculate attribute as per CCA of memory access (Release 5)
// Release 5: cached CCA and UCA speculates
if ((CCA == "cached") or (CCA == "uncached-accelerated(UCA)"))
             \texttt{speculate}_{\texttt{CCA}} \, \leftarrow \, \texttt{1}
endif
// Now factor in MAAR
MAARmatch \leftarrow 0
speculate_{MAAR} \leftarrow 1
// Example of 40-bit PA is 64KB aligned; PA size is implementation-dependent.
PA Align \leftarrow PA[39:16]
for (i=0; i<6; i=i+2) // assume 3 pairs
    // Factor in valid(s)
    {\it MAAR[i]}_{\it V} = {\it MAAR[i]}_{\it VL} and ({\it MAAR[i]}_{\it VH} \text{ or not } {\it PageGrain}_{\it ELPA} \text{ or not } {\it Config5}_{\it XPA})
    {\it MAAR[i+1]_V} = {\it MAAR[i+1]_{VL}} and {\it (MAAR[i+1]_{VH}} or not {\it PageGrain_{ELPA}} or not {\it Config5_{XPA}})
    if (MAAR[i]_V) and MAAR[i+1]_V // valids of both registers must be set to 1
         if ((MAAR[i][35:12] >= PA Align) && // upper bound ; 40-bit PA.
                  (MAAR[i+1][35:12] \leftarrow PA\_Align))//lower bound; 40-bit PA.
             \texttt{speculate}_{\texttt{MAAR}} \leftarrow \texttt{speculate}_{\texttt{MAAR}} \ \texttt{and} \ \texttt{MAAR[i]}_{\texttt{S}}
             MAARmatch \leftarrow 1
         endif
    endif
endfor
// if no MAAR is valid, or no MAAR match occurs, then speculate_{MAAR} \leftarrow 0
speculate \leftarrow speculate_{MAAR} and speculate_{CCA} and MAARmatch
```

#### **Programming Notes:**

The purpose of *MAAR* is to control speculation on load or fetch access to memory and IO address. A fetch or load is considered speculative if it accesses memory prior to its being the oldest instruction to retire. For implementations that support load or fetch speculation, support and initialization of *MAAR* is a requirement.

MAAR as defined has the following properties:

- If all MAAR instances are invalid, then no speculation is allowed. (The state of MAAR is set to disallow speculation on reset.) This allows the MAAR initialization to occur at any point of time without the risk of execution speculative (mispredicted branch path) loads or fetches from issuing to IO addresses, with the tradeoff possibly being lower performance.
- If any MAAR region enables speculation, then accesses to physical addresses outside this MAAR region must be non-speculative, unless the physical address of the access matches against a MAAR region with speculation enabled. This access can then speculate.
- MAAR overlap is allowed: This allows non-speculative MAAR region to overlap a speculative MAAR region. For
  e.g., with this property, a non-speculative region can be overlayed on a speculative DRAM region with the use of
  just two MAAR pairs. If hardware supports such overlays, then the resultant speculate attribute of each region
  that overlaps must be logically and'ed.

Software must follow the described method for *reprogramming* the attribute state of a MAAR pair.

- Disable the MAAR pair by clearing MAAR $_{VL}$ . Accesses to the MAAR region become non-speculative.
- Program *PageGrain<sub>ELPA</sub>* as needed.
- Set  $MAAR_{VL}$  along with other fields in MAAR. Software uses MTC0, which initializes the lower half of MAAR.
- Initialize MAAR[63:32], which is present if  $PageGrain_{ELPA}$ =1. This includes  $MAAR_{VH}$ , if  $Config5_{XPA}$ =1.

Figure 9.58 shows the format of MAAR when PageGrain<sub>ELPA</sub>=0 i.e., MAAR is limited to a 32-bit register.

Figure 9.58 MAAR Register Format if PageGrain<sub>ELPA</sub>=0




Figure 9-59 shows the format of MAAR when  $PageGrain_{ELPA}$ =1 i.e., greater than 36-bit physical address is supported, and thus  $Config5_{XPA}$  by default must be 1 since MAAR is extended by an additional 32-bits which are accessible by only MTHC0 and MFHC0.

Figure 9-59 MAAR Register Format if PageGrain<sub>ELPA</sub>=1

63		55						32
VH	0			ADDR				
31			16 15	12		2	1	0
		ADDR			0		S	VL

**Table 9.75 MAAR Register Field Descriptions** 

Fields				Read/Wri		
Name	Bits		Description	te	Reset State	Compliance
VH	63	logic if it is R/W If PageGrain, MTC0 writes als An MTHC0, if s always clears VI but PageGrain by writing MAAF Prior to clearing clear MAAR <sub>VH</sub> , if MAAR is still eff which may yield programming er	$afig5_{XPA}=0$ . $afig5_{XPA}=1$ . VH only factors into any $afig5_{XPA}=1$ . VH only factors into any $afig5_{XPA}=1$ . When $afig5_{XPA}=1$ then so clear VH. $afig6_{XPA}=1$ then so clear VH. An MTCO H. For the case where $afig6_{XPA}=1$ $afig6_{XPA}=1$ $afig6_{XPA}=0$ , software must always clear VH $afig6_{XPA}=1$	R/W, R0	0	Required or Reserved
		Encoding	Meaning			
		0	MAAR[63:32] is not valid and thus this MAAR register should not mod- ify the behavior of any instruction fetch or data load.			
		1	MAAR[63:32] is valid and thus this MAAR register may modify the behavior of any instruction fetch or data load.			
		also 1.  If Config5 <sub>XPA</sub> tored into determ MAAR <sub>V</sub> = MAA PageGrain <sub>EL</sub> If Config5 <sub>XPA</sub> equation reduces If both valids are lated above) of ti ister is assumed of a memory acc one register of th comparison. It is	f VL also. then VL is truly considered 1 if VH is $=1$ , then both VL and VH must be factining whether a MAAR register is valid: $R_{VL}$ and $(MAAR_{VH})$ or not $P_{PA}$ or not $Config5_{XPA}$ =0 or $P_{A}$			
0	62:56		s are ignored, read as 0.	R	0	Required

**Table 9.75 MAAR Register Field Descriptions** 

Fie	Fields			Read/Wri		
Name	Bits		Description	te	Reset State	Compliance
ADDR	55:12	Address bounds.  ADDR must always specify a physical address.  MAAR regions are 64KB aligned, and thus the least significant bit of ADDR is equal to PA[16].  If the register specifies the upper bound then any sourced address must be less than or equal to ADDR.  If the register specifies the lower bound then any sourced address must be greater than or equal to ADDR.  See MAAR Index (CP0 Register 17, Select 2) for method to determine which register is upper or lower in a pair.  MAAR[12] = PA[16]. This allows a 32-bit MAAR to specify 36-bits of PA, where MAAR[31] = PA[35].  If PageGrain <sub>ELPA</sub> = 1, then ADDR may be extended to a maximum of 59 physical address bits. Unused leading PA bits must be treated as reserved. For this purpose, the MAAR register must be extended by up to an additional 32-bits, accessible by MTHC0 and MFHC0, which are defined in Release 5.		R/W	Undefined	Required
0	15:2	Reserved. Writes	s are ignored, read as 0.	R	0	Required
S	1		nalified as non-speculative, it must be oldefore being allowed to access memory or d regions.	R/W	Undefined	Required
		Encoding	Meaning			
		0	Instruction fetch or data load that matches MAAR register pair address range is <i>never</i> allowed to speculatively access address range.			
		1	Instruction fetch or data load that matches MAAR register pair address range <i>may</i> be allowed to speculate.			
		speculative attrib	are allowed to overlap. The cumulative oute for overlapping regions is determined vidual valid MAAR pair speculation attri-			

**Table 9.75 MAAR Register Field Descriptions** 

Fiel	lds			Read/Wri		
Name	Bits		Description	te	Reset State	Compliance
VL	0	Valid, Low 32-b	its	R/W	0	Required
		Encoding	Meaning			
		0	MAAR[31:0] is not valid and should not modify behavior of any instruction fetch or data load.			
		1	MAAR[31:0] is valid and <i>may</i> modify behavior of any instruction fetch or data load that falls within the range of addresses specified by the MAAR register pair.			
		If VH is present also 1.	then VL is truly considered 1 if VH is			
		See description of valid for a MAA	of VH for means to determine an effective R register.			

Table 9.76 shows how the valid attribute for a MAAR pair is determined from the cumulative individual MAAR register valids.

**Table 9.76 Valid Determination for MAAR Pair** 

MAAR[i] <sub>V</sub> where i is even	MAAR[i+1] <sub>V</sub>	Resultant Valid
0	0	Result is invalid
0	1	Result is invalid
1	0	Result is invalid
1	1	Result is valid

Table 9.77 shows how the speculate attribute for a MAAR pair is determined by the cumulative individual speculate attributes.

**Table 9.77 Speculate Determination for MAAR Pair** 

MAAR[i] <sub>S</sub> where i is even	MAAR[i+1] <sub>S</sub>	Result
1	0/1	Valid access may speculate
0	0/1	Valid access may never speculate

### 9.56 Memory Accessibility Attribute Register Index (CP0 Register 17, Select 2)

**Compliance Level:** *Optional* (Release 5)

MAAR Index is used in conjunction with an implementation that supports MAAR registers (CP0 Register 17, Select 1). Multiple MAAR registers may be implemented - MAAR Index is used to specify a MAAR register number that may be accessed by software with an MTC0 or MFC0 instruction.

MAAR Index is always required if MAAR (CP0 Register 17, Select 1) is supported. This is because MAAR registers are paired in Release 5, and thus there is always more than one MAAR register.

Prior to access by MTC0 or MFC0, software must set MAARI<sub>INDEX</sub> to the appropriate value.

Figure 9.60 shows the format of the MAAR Index register; Table 9.78 describes the MAAR Index register fields.

The presence of MAARI can be detected by software through Config5<sub>MRP</sub>.

#### Figure 9.60 MAARI Index Register Format



#### **Table 9.78 MAARI Index Register Field Descriptions**

Fiel	ds					
Name	Bits		Description	Read/Write	Reset State	Compliance
0	31:6	Reserved. Write	Reserved. Writes are ignored, read as 0.		0	Required
INDEX	5:0	MAAR register			Undefined	Required
		Encoding	Meaning			
		0	This register specifies the upper address bound of the <i>MAAR</i> register pair.			
		1	This register specifies the lower address bound of the <i>MAAR</i> register pair.			
		tion-dependent Software may v maximum value value written is	MAAR registers included is implementa- but must be an even number in Release 5. write all ones to INDEX to determine the e supported. Other than the all ones, if the not supported, then INDEX is unchanged as value. The register range is always con- trests at value 0.			

### 9.57 WatchLo Register (CP0 Register 18)

#### **Compliance Level:** Optional.

The WatchLo and WatchHi registers together provide the interface to a watchpoint debug facility which initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the EXL and ERL bits are zero in the Status register. If either bit is a one, the WP bit is set in the Cause register, and the watch exception is deferred until both the EXL and ERL bits are zero.

An implementation may provide zero or more pairs of *WatchLo* and *WatchHi* registers, referencing them via the select field of the MTC0/MFC0 instructions, and each pair of *Watch* registers may be dedicated to a particular type of reference (e.g., instruction or data). Software may determine if at least one pair of *WatchLo* and *WatchHi* registers are implemented via the *WR* bit of the *Config1* register. See the discussion of the *M* bit in the *WatchHi* register description below.

The WatchLo register specifies the base virtual address and the type of reference (instruction fetch, load, store) to match. If a particular Watch register only supports a subset of the reference types, the unimplemented enables must be ignored on write and return zero on read. Software may determine which enables are supported by a particular Watch register pair by setting all three enables bits and reading them back to see which ones were actually set.

It is implementation-dependent whether a data watch is triggered by a prefetch, CACHE, or SYNCI (Release 2 and subsequent releases only) instruction whose address matches the *Watch* register address match conditions. The preferred implementation is not to match on these instructions.

For nano/microMIPS implementations, it is implementation-dependent whether a match occurs if the second half-word overlaps a watched address and the first half-word does not overlap with the watched address.


The recommended naming convention of *WatchLo* with select N is as follows:

- As WatchLoN.
- If even and odd select pairs are distinguished as instruction and data watch registers, the name is *IWatchLoM*, where M=(N/2) if N is even, *DWatchLoM*, where M=(N-1)/2 if N is odd. I and D stand for Instruction and Data respectively.

An implementation may support up to 8 WatchLo, that is the available optional values are 1 to 7.

Figure 9.61 shows the format of the WatchLo register; Table 9.79 describes the WatchLo register fields.





**Table 9.79 WatchLo Register Field Descriptions** 

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
VAddr	313	This field specifies the virtual address to match. Note that this is a doubleword address, since bits [2:0] are used to control the type of match.	R/W	Undefined	Required
I	2	If this bit is one, watch exceptions are enabled for instruction fetches that match the address and are actually issued by the processor (speculative instructions never cause Watch exceptions).  If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional
R	1	If this bit is one, watch exceptions are enabled for loads that match the address. For the purposes of the MIPS16e PC-relative load instructions, the PC-relative reference is considered to be a data, rather than an instruction reference. That is, the watchpoint is triggered only if this bit is a 1. If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional
W	0	If this bit is one, watch exceptions are enabled for stores that match the address.  If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional

### 9.58 WatchHi Register (CP0 Register 19)

#### **Compliance Level:** *Optional.*

The WatchLo and WatchHi registers together provide the interface to a watchpoint debug facility which initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the EXL and ERL bits are zero in the Status register. If either bit is a one, the WP bit is set in the Cause register, and the watch exception is deferred until both the EXL and ERL bits are zero.

An implementation may provide zero or more pairs of WatchLo and WatchHi registers, referencing them via the select field of the MTC0/MFC0 instructions, and each pair of Watch registers may be dedicated to a particular type of reference (e.g., instruction or data). Software may determine if at least one pair of WatchLo and WatchHi registers are implemented via the WR bit of the Config1 register. If the M bit is one in the WatchHi register reference with a select field of 'n', another WatchHi/WatchLo pair is implemented with a select field of 'n+1'.

The WatchHi register contains information that qualifies the virtual address specified in the WatchLo register: an ASID, a G(lobal) bit, an optional address mask, and three bits (I, R, and W) that denote the condition that caused the watch register to match. If the G bit is one, any virtual address reference that matches the specified address will cause a watch exception. If the G bit is a zero, only those virtual address references for which the ASID value in the WatchHi register matches the ASID value in the EntryHi register cause a watch exception. The optional mask field provides address masking to qualify the address specified in WatchLo.

The *I*, *R*, and *W* bits are set by the processor when the corresponding watch register condition is satisfied and indicate which watch register pair (if more than one is implemented) and which condition matched. When set by the processor, each of these bits remain set until cleared by software. All three bits are "write one to clear", such that software must write a one to the bit in order to clear its value. The typical way to do this is to write the value read from the *WatchHi* register back to *WatchHi*. In doing so, only those bits which were set when the register was read are cleared when the register is written back.

The recommended naming convention of WatchHi with select N is as follows:

- As WatchHiN.
- If even and odd select pairs are distinguished as instruction and data watch registers, the name is *IWatchHiM*, where M=(N/2) if N is even, *DWatchHiM*, where M=(N-1)/2 if N is odd. I and D stand for Instruction and Data respectively.

An implementation may support up to 8 WatchHi, that is the available optional values are 1 to 7.


In Release 6, *WatchHi* is extended by the field *MemoryMapID* if the GINVT instruction is supported. This field is accessible by MTHC0/MFHC0 in 32-bit architectures.

Figure 9.62 shows the format of the WatchHi register; Table 9.80 describes the WatchHi register fields.

#### Figure 9.62 WatchHi Register Format



### Figure 9.62 WatchHi Register Format



#### **Table 9.80 WatchHi Register Field Descriptions**

Fie	elds			Reset	
Name	Bits	Description	Read / Write	State	Compliance
MMID	63:32	MemoryMapID Required for Release 6 implementations that support Watchpoint capability and the instruction GINVT. When MemoryMapID is enabled, then it replaces ASID in the comparison for Watch exception detection. The Global bit qualifies the use MemoryMapID as it would ASID.	R/W, R0	Undefined if R/W, R0	Required if Config5 <sub>GI</sub> =11 (Release 6)
		If $Config5_{M}$ =0, then writes to MemoryMapID are ignored, reads return 0. See CP0 $MemoryMapID$ and $Config5_{MI/GI}$ for additional detail.			
M	31	If this bit is one, another pair of $WatchHi/WatchLo$ registers is implemented at an MTC0 or MFC0 select field value of ' $n+1$ '	R	Preset	Required
G	30	If this bit is one, any address that matches that specified in the <i>WatchLo</i> register will cause a watch exception. If this bit is zero, the <i>ASID</i> field of the <i>WatchHi</i> register must match the <i>ASID</i> field of the <i>EntryHi</i> register to cause a watch exception.	R/W	Undefined	Required
WM	29:28	Reserved for Virtualization Module.	0	0	Reserved
EAS	25:24	If $Config4_{AE} = 1$ then these bits extend the $ASID$ field of this register.  If $Config4_{AE} = 0$ then Must be written as zero; returns zero on read.  If $Config5_{MI} = 1$ , then writes to EAS are ignored, reads	R/W, R0	Undefined if R/W, R0	Required
		return 0. See CP0 $MemoryMapID$ and $Config5_{MI/GI}$ for additional detail.			
ASID	2316	ASID value which is required to match that in the <i>EntryHi</i> register if the $G$ bit is zero in the <i>WatchHi</i> register. If $Config5_{MI}$ =1, then writes to ASID are ignored, reads return 0. See CP0 $MemoryMapID$ and $Config5_{MI/GI}$ for additional detail.	R/W, R0	Undefined if R/W, R0	Required

Table 9.80 WatchHi Register Field Descriptions (Continued)

Fie	lds			Reset	
Name	Bits	Description	Read / Write	State	Compliance
Mask	113	Optional bit mask that qualifies the address in the <i>WatchLo</i> register. If this field is implemented, any bit in this field that is a one inhibits the corresponding address bit from participating in the address match. If this field is not implemented, writes to it must be ignored, and reads must return zero. Software may determine how many mask bits are implemented by writing ones the this field and then reading back the result.	R/W	Undefined	Optional
I	2	This bit is set by hardware when an instruction fetch condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined	Required (Release 2)
R	1	This bit is set by hardware when a load condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined	Required (Release 2)
W	0	This bit is set by hardware when a store condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined	Required (Release 2)
0	2726, 1512	Must be written as zero; returns zero on read.	0	0	Reserved

## 9.59 Reserved for Implementations (CP0 Register 22, all Select values)

**Compliance Level:** *Implementation Dependent.* 

CP0 register 22 is reserved for implementation-dependent use and is not defined by the architecture.

# 9.60 Debug Register (CP0 Register 23, Select 0)

**Compliance Level:** *Optional.* 

The *Debug* register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

# 9.61 Debug2 Register (CP0 Register 23, Select 6)

**Compliance Level:** Optional.

The *Debug2* register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

### 9.62 DEPC Register (CP0 Register 24)

**Compliance Level:** *Optional.* 

The *DEPC* register is a read-write register that contains the address at which processing resumes after a debug exception has been serviced. It is part of the EJTAG specification and the reader is referred there for the format and description of the register. All bits of the *DEPC* register are significant and must be writable.

When a debug exception occurs, the processor writes the DEPC register with,

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction, when the exception causing instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set.

The processor reads the *DEPC* register as the result of execution of the DERET instruction.

Software may write the *DEPC* register to change the processor resume address and read the *DEPC* register to determine at what address the processor will resume.

# 9.62.1 Special Handling of the DEPC Register in Processors That Implement the MIPS16e ASE or microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or the microMIPS32 base architecture, the *DEPC* register requires special handling.

When the processor writes the *DEPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
DEPC \leftarrow resumePC_{31..1} \parallel ISAMode_0
```

"resumePC" is the address at which processing resumes, as described above.

When the processor reads the *DEPC* register, it distributes the bits to the *PC* and *ISA Mode* registers:

```
\begin{array}{l} \texttt{PC} \leftarrow \texttt{DEPC}_{31..1} \parallel \texttt{0} \\ \texttt{ISAMode} \leftarrow \texttt{DEPC}_{0} \end{array}
```

Software reads of the *DEPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *DEPC* register store a new value which is interpreted by the processor as described above.

For nanoMIPS, ISAMode is not applicable, and should be assumed 0.

### 9.63 Performance Counter Register (CP0 Register 25)

#### Compliance Level: Recommended.

The Architecture supports implementation-dependent performance counters that provide the capability to count events or cycles for use in performance analysis. If performance counters are implemented, each performance counter consists of a pair of registers: a 32-bit control register and a 32-bit counter register. To provide additional capability, multiple performance counters may be implemented.

Performance counters can be configured to count implementation-dependent events or cycles under a specified set of conditions that are determined by the control register for the performance counter. The counter register increments once for each enabled event. When the most-significant bit of the counter register is a one (the counter overflows), the performance counter optionally requests an interrupt. In implementations of Release 1 of the Architecture, this interrupt is combined in a implementation-dependent way with hardware interrupt 5. In Release 2 of the Architecture, pending interrupts from all performance counters are ORed together to become the *PCI* bit in the *Cause* register, and are prioritized as appropriate to the interrupt mode of the processor. Counting continues after a counter register overflow whether or not an interrupt is requested or taken.

Each performance counter is mapped into even-odd select values of the *PerfCnt* register: Even selects access the control register and odd selects access the counter register. Table 9.81 shows an example of two performance counters and how they map into the select values of the *PerfCnt* register.

It is recommended to name Performance Counters with select N as follows:

- If every instance is named *PerfCnt*, the name is *PerfCntN*.
- If control registers are named *PerfCtl*, the name is *PerfCtlM*, where M=(N/2) if N is even, *PerfCntM where* M=(N-1)/2 if N is odd.

An implementation may support up to 4 Performance Counter pairs, that is the available optional select values are 2 to 7.

Performance Counter	PerfCnt Register Select Value	PerfCnt Register Usage
0	PerfCnt, Select 0	Control Register 0
	PerfCnt, Select 1	Counter Register 0
1	PerfCnt, Select 2	Control Register 1
	PerfCnt, Select 3	Counter Register 1

Table 9.81 Example Performance Counter Usage of the PerfCnt CP0 Register

More or less than two performance counters are also possible, extending the select field in the obvious way to obtain the desired number of performance counters. Software may determine if at least one pair of Performance Counter Control and Counter registers is implemented via the *PC* bit in the *Config1* register. If the *M* bit is one in the Performance Counter Control register referenced via a select field of 'n', another pair of Performance Counter Control and Counter registers is implemented at the select values of 'n+2' and 'n+3'.

The Control Register associated with each performance counter controls the behavior of the performance counter. Figure 9.63 shows the format of the Performance Counter Control Register; Table 9.82 describes the Performance Counter Control Register fields.

#### **Figure 9.63 Performance Counter Control Register Format**

31	30	29	25	24 23	22	16	15	14 11	10	5	4	3	2	1	0
M	0		Impl	EC		0	PC TD	EventExt	Event		IE	U	S	K	EXL

**Table 9.82 Performance Counter Control Register Field Descriptions** 

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
M	31	Control and Cou	e, another pair of Performance Counter nter registers is implemented at an MTC0 field value of 'n+2' and 'n+3'.	R	Preset by hardware	Required
0	30		PS64/microMIPS64 processor. Unused on MIPS32 processor.	R	Preset by hardware	Required
Impl	29:25	This field is imp	lementation-dependent and is not speci- tecture.		Undefined	Optional
		If not used by the returns zero on r	e implementation, must be written as zero; ead.		0 if not used by the imple- mentation	
EC	2423	Reserved for Vir	tualization Module.	0	0	Reserved
0	2216	Must be written	as zero; returns zero on read	0	0	Reserved
PCTD	15	The PDTrace factorial ability to trace P is used to disable being traced who	unter Trace Disable. cility (revision 6.00 and higher) has the erformance Counter in its output. This bit e the specified performance counter from en performance counter trace is enabled ce counter trace event is triggered.	RW	0	Required if PDTrace Performance Counter Tracing feature is implemented.
		Encoding	Meaning			
		0	Tracing is enabled for this counter.  Tracing is disabled for this counter.			
EventExt	1411	encodings possil field acts as an e instances the eve two fields, i.e., E	In some implementations which support more than the 64 encodings possible in the 6-bit Event field, the EventExt field acts as an extension to the Event field. In such instances the event selection is the concatenation of the two fields, i.e., EventExtlEvent.  The actual field width is implementation-dependent. Any bits that are not implemented read as zero and are ignored on write.		Undefined	Optional

**Table 9.82 Performance Counter Control Register Field Descriptions (Continued)** 

Field	ds			Read /	Reset		
Name	Bits		Description	Write	State	Compliance	
Event	105	Counter Registe dependent, but to memory reference and TLB misses. If an implementatings of this field unimplemented this field not necessary of the memory of the manufacture of the memory of the me	ation does not support all possible encod- , it is implementation-dependent how the encodings are interpreted or if the bits in cessary to support the unimplemented inplemented as read/write bits. The pre- tation is to implement all bits in this field s, and treat unsupported encodings as null	R/W	Undefined	Required	
IE	4	corresponding cof the counter is ter or bit 63 of a in this register). Note that this bit actual interrupt i and enable in the	Interrupt Enable. Enables the interrupt request when the corresponding counter overflows (the most-significant bit of the counter is one. This is bit 31 for a 32-bit wide counter or bit 63 of a 64-bit wide counter, denoted by the W bit		0	Required	
		Encoding	Meaning				
		1	Performance counter interrupt disabled Performance counter interrupt enabled				
U	3	Enables event counting in User Mode. Refer to Section 3.4 "User Mode" on page 22 for the conditions under which the processor is operating in User Mode.		R/W	Undefined	Required	
		Encoding	Meaning				
		0	Disable event counting in User Mode				
		1	Enable event counting in User Mode				

**Table 9.82 Performance Counter Control Register Field Descriptions (Continued)** 

Fiel	lds			Read /	Reset		
Name	Bits		Description	Write	State	Compliance	
S	2	cessors that imp tion 3.3 "Super- under which the mode. If the processor	ounting in Supervisor Mode (for those pro- lement Supervisor Mode). Refer to Sec- visor Mode" on page 22 for the conditions processor is operating in Supervisor does not implement Supervisor Mode, this red on write and return zero on read.	R/W	Undefined	Required	
		Encoding	Meaning				
		0	Disable event counting in Supervisor Mode				
		1	Enable event counting in Supervisor Mode				
K	1	definition of Ker 3.2 "Kernel Mo	ounting in Kernel Mode. Unlike the usual mel Mode as described in Section de" on page 21, this bit enables event hen the EXL and ERL bits in the Status	R/W	Undefined	Required	
		Encoding	Meaning				
		0	Disable event counting in Kernel Mode				
		1	Enable event counting in Kernel Mode				
EXL	0		ounting when the EXL bit in the Status and the ERL bit in the Status register is	R/W	Undefined	Required	
		Encoding	Meaning				
		0	Disable event counting while $EXL = 1$ , $ERL = 0$				
		1	Enable event counting while $EXL = 1$ , $ERL = 0$				
			er enabled when the <i>ERL</i> bit in the <i>Status M</i> bit in the <i>Debug</i> register is one.				

The Counter Register associated with each performance counter increments once for each enabled event. Figure 9.64 shows the format of the Performance Counter Counter Register; Table 9.83 describes the Performance Counter Counter Register fields.

**Figure 9.64 Performance Counter Counter Register Format** 

31		U
	Event Count	

**Table 9.83 Performance Counter Counter Register Field Descriptions** 

Fie	lds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
Event Count	310	Increments once for each event that is enabled by the corresponding Control Register. When the most-significant bit is one, a pending interrupt request is ORed with those from other performance counters and indicated by the PCI bit in the <i>Cause</i> register.	R/W	Undefined	Required

#### **Programming Note:**

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the IE field of the Control register or the Event Count Field of the Counter register are written. See sECTION 6.1.2.1 "Software Hazards and the Interrupt System" on page 95.

### 9.64 ErrCtl Register (CP0 Register 26, Select 0)

**Compliance Level:** *Optional.* 

The *ErrCtl* register provides an implementation-dependent diagnostic interface with the error detection mechanisms implemented by the processor. This register has been used in previous implementations to read and write parity or ECC information to and from the primary or secondary cache data arrays in conjunction with specific encodings of the Cache instruction or other implementation-dependent method. The exact format of the *ErrCtl* register is implementation-dependent and not specified by the architecture. Refer to the processor specification for the format of this register and a description of the fields.

### 9.65 CacheErr Register (CP0 Register 27, Select 0)

#### **Compliance Level:** Optional.

The CacheErr register provides an interface with the cache error detection logic that may be implemented by a processor.

The exact format of the *CacheErr* register is implementation-dependent and not specified by the architecture. Refer to the processor specification for the format of this register and a description of the fields. The description below is an example of a format that is similar to previous implementations. Caches with substantially different sizes, organizations, and error correction/detection properties may require a different format from that shown below.

Figure 9.84 shows the example format of the CacheErr register; Table 9.84 describes the CacheErr register fields.

#### Figure 9.65 Example CacheErr Register Format



#### Table 9.84 Example CacheErr Register Field Descriptions

Fie	lds			Decel /	Daniel	
Name	Bits		Description	Read / Write	Reset State	Compliance
ER	31	Indicates the typ	cates the type of reference that encountered an error:		Undefined	Optional
		Encoding	Meaning			
		0	Instruction			
		1	Data			
EC	30	Indicates the cad	the level at which the error was detected:	R	Undefined	Optional
		Encoding	Meaning			
		0	Primary			
		1	Non-primary			
ED	29	Indicates a data	error:	R	Undefined	Optional
		Encoding	Meaning			
		0	No data error detected			
		1	Data error detected			

Table 9.84 Example CacheErr Register Field Descriptions (Continued)

Fields				Read /	Reset	
Name	Bits		Description	Write	State	Compliance
ET	28	Indicates a tag e	rror:	R	Undefined	Optional
		Encoding	Meaning			
		0	No tag error detected			
		1	Tag error detected			
ES	27	Indicates source	of the request that caused the error:	R	Undefined	Optional
		Encoding	Meaning			
		0	Error on internal request			
		1	Error on external request			
EE	26	Indicates a bus p	R	Undefined	Optional	
		Encoding	Meaning			
		0	No bus parity error			
		1	Bus parity error			
EB	25	Indicates that a instruction error	data error occurred in addition to an	R	Undefined	Optional
		Encoding	Meaning			
		0	No additional data errors			
		1	Additional data errors			
Impl	24:22	Reserved for im	plementation-dependent status bits		Undefined	Optional
Index	21:0	which the error tion for the exact the format of thi	plementation-dependent cache index at was detected. See the processor specificate format of this field. It is suggested that is field be the same as that used by the ons of the Cache instruction.	R	Undefined	Optional

### 9.66 TagLo Register (CP0 Register 28, Select 0, 2)

**Compliance Level:** *Required* if a cache is implemented; *Optional* otherwise.

The TagLo and TagHi registers are read/write registers that act as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the TagLo and TagHi registers as the source or sink of tag information, respectively.

The exact format of the *TagLo* and *TagHi* registers is implementation-dependent. Refer to the processor core specification for the format of this register and a description of the register fields. However, in all implementations, software must be able to write zeros into the *TagLo* and *TagHi* registers, and then use the Index Store Tag cache operation to initialize the cache tags to a valid state at power-up. The description below is an example of a format that is similar to previous implementations. Caches with substantially different sizes, organizations, and error correction/detection properties may require a different format from that shown below. If there is support for XPA (PA > 36 bits), the *PTagLo* field is extended to support up to a 59-bit PA, as specified in the MIPS64 definition. The number of additional bits supported is a function of the implemented physical address size. XPA is a Release 5 feature.

It is implementation-dependent whether there is a single *TagLo* register that acts as the interface to all caches, or a dedicated *TagLo* register for each cache. If multiple *TagLo* registers are implemented, they occupy the even select values for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. Whether individual *TagLo* registers are implemented or not for each cache, processors must accept a write of zero to select 0 and select 2 of *TagLo* as part of the software process of initializing the cache tags at powerup.

The recommended usage and naming convention for *TagLo* is as follows: *TagLo* with select 0 is *ITagLo*, *TagLo* with select 2 is *DTagLo*, where I and D stand for Instruction and Data respectively.

Figure 9-66 shows the example format of the *TagLo* register; Table 9.85 describes the *TagLo* register fields.






Table 9.85 Example TagLo Register Field Descriptions

Fields			Read/			
Name	Bits	Description	Write	Reset State	Compliance	
PTagLo	318	Specifies the upper address bits of the cache tag. Refer to the processor-specific description for the detailed definition. With a page size of 4 kBs, the field as shown can contain a physical address of up to 36 bits.	R/W	Undefined	Optional	
PState	7:6	Specifies the state bits for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional	

### **Table 9.85 Example TagLo Register Field Descriptions (Continued)**

Fields			Read/		
Name	Bits	Description		Reset State	Compliance
L	5	Specifies the lock bit for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional
Impl	4:3	This field is reserved for implementations.		Undefined	Optional
0	2:1	Must be written as zero; returns zero on read.	0	0	Reserved
P	0	Specifies the parity bit for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional

### Figure 9-67 Example TagLo Register Format for Release 5



### Table 9.86 Example TagLo Register Field Descriptions for Release 5

			ı		
Fields			Read/		
Name	Bits	Description	Write	Reset State	Compliance
PTagLo	638	Specifies the upper address bits for the cache tag. Refer to the processor-specific description for the detailed definition. I	R/W	Undefined	Optional
		The number of implemented physical address bits is implementation-specific. For the unimplemented address bits, writes are ignored and reads return 0.			
PState	76	Specifies the state bits for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional
L	5	Specifies the lock bit for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional
Impl	43	This field is reserved for implementations.		Undefined	Optional
0	21	Must be written as zero; returns zero on read.	0	0	Reserved
P	0	Specifies the parity bit for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional

### 9.67 DataLo Register (CP0 Register 28, Select 1, 3)

#### **Compliance Level:** *Optional.*

The *DataLo* and *DataHi* registers are registers that act as the interface to the cache data array and are intended for diagnostic operation only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataLo* and *DataHi* registers.

The exact format and operation of the *DataLo* and *DataHi* registers is implementation-dependent. Refer to the processor specification for the format of this register and a description of the fields. The description below is an example of a format that might be implemented. Caches with substantially different organizations may require a different format from that shown below.

It is implementation-dependent whether there is a single *DataLo* register that acts as the interface to all caches, or a dedicated *DataLo* register for each cache. If multiple *DataLo* registers are implemented, they occupy the odd select values for this register encoding, with select 1 addressing the instruction cache and select 3 addressing the data cache.

The recommended usage and naming convention for *DataLo* is *DataLo* with select 1 is *IDataLo*, *DataLo* with select 3 is *DDataLo*, where I and D stand for Instruction and Data respectively.

Figure 9.68 shows the example format of the *DataLo* register; Table 9.87 describes the *DataLo* register formats.

#### Figure 9.68 DataLo Register Format

Data



#### **Table 9.87 DataLo Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Data	:0	Low-order data read from the data array of the cache.	R/W	Undefined	Optional

### 9.68 TagHi Register (CP0 Register 29, Select 0, 2)

**Compliance Level:** *Required* if a cache is implemented; *Optional* otherwise.

The *TagLo* and *TagHi* registers are read/write registers that act as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the *TagLo* and *TagHi* registers as the source or sink of tag information, respectively.

The exact format of the *TagLo* and *TagHi* registers is implementation-dependent. Refer to the processor specification for the format of this register and a description of the fields. However, software must be able to write zeros into the *TagLo* and *TagHi* registers and the use the Index Store Tag cache operation to initialize the cache tags to a valid state at powerup. The description below is an example of a format that is similar to previous implementations. Caches with substantially different sizes, organizations, and error correction/detection properties may require a different format from that shown below.

It is implementation-dependent whether there is a single *TagHi* register that acts as the interface to all caches, or a dedicated *TagHi* register for each cache. If multiple *TagHi* registers are implemented, they occupy the even select values for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. Whether individual *TagHi* registers are implemented or not for each cache, processors must accept a write of zero to select 0 and select 2 of *TagHi* as part of the software process of initializing the cache tags at powerup.

If an implementation does not need the *TagHi* register for functional interface to the cache tags (as might be the case in which all tag information can be expressed by *TagLo* alone), it need not implement *TagHi* as a real register. In this case, implementations must still respond to reads and writes to *TagHi* in a way that will not disturb normal operation of the processor. Software may write zeros to the *TagHi* register as part of the process of initializing the cache tags at powerup.

The recommended usage and naming convention for *TagHi* is as follows: *TagHi* with select 0 is *ITagHi*, *TagHi* with select 2 is *DTagHi*, where I and D stand for Instruction and Data respectively.

Figure 9.69 shows the format of the *TagHi* register; Table 9.88 describes the *TagHi* register fields.

#### Figure 9.69 TagHi Register Format

Impl	

#### Table 9.88 TagHi Register Field Descriptions

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Impl	0	This field is implementation-dependent and is not specified by the architecture		Undefined	Optional

0

### 9.69 DataHi Register (CP0 Register 29, Select 1, 3)

#### **Compliance Level:** *Optional.*

The *DataLo* and *DataHi* registers are registers that act as the interface to the cache data array and are intended for diagnostic operation only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataLo* and *DataHi* registers.

The exact format and operation of the *DataLo* and *DataHi* registers is implementation-dependent. Refer to the processor specification for the format of this register and a description of the fields. The description below is an example of a format that might be implemented. Caches with substantially different organizations may require a different format from that shown below.

It is implementation-dependent whether there is a single *DataHi* register that acts as the interface to all caches, or a dedicated *DataHi* register for each cache. If multiple *DataHi* registers are implemented, they occupy the odd select values for this register encoding, with select 1 addressing the instruction cache and select 3 addressing the data cache.

The recommended usage and naming convention for *DataHi* is *DataHi* with select 1 is *IDataHi*, *DataHi* with select 3 is *DDataHi*, where I and D stand for Instruction and Data respectively.

Figure 9.70 shows the example format of the DataHi register; Table 9.89 describes the DataHi register formats.

#### Figure 9.70 DataHi Register Format



#### Table 9.89 DataHi Register Field Descriptions

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Data	0	High-order data read from the data array of the cache.	R/W	Undefined	Optional

### 9.70 ErrorEPC (CP0 Register 30, Select 0)

Compliance Level: Required.

The *ErrorEPC* register is a read-write register, similar to the *EPC* register, at which processing resumes after a Reset, Soft Reset, Nonmaskable Interrupt (NMI) or Cache Error exceptions (collectively referred to as error exceptions). Unlike the *EPC* register, there is no corresponding branch delay slot indication for the *ErrorEPC* register. All bits of the *ErrorEPC* register are significant and must be writable.

When an error exception occurs, the processor writes the *ErrorEPC* register with:

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction when the error causing instruction is in a branch delay slot.

The processor reads the *ErrorEPC* register as the result of execution of the ERET instruction.

Software may write the *ErrorEPC* register to change the processor resume address and read the *ErrorEPC* register to determine at what address the processor will resume

Figure 9.71 shows the format of the *ErrorEPC* register; Table 9.90 describes the *ErrorEPC* register fields.

#### Figure 9.71 ErrorEPC Register Format



#### **Table 9.90 ErrorEPC Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
ErrorEPC	310	Error Exception Program Counter	R/W	Undefined	Required

# 9.70.1 Special Handling of the ErrorEPC Register in Processors That Implement the MIPS16e ASE or microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or microMIPS32 base architecture, the *ErrorEPC* register requires special handling.

When the processor writes the *ErrorEPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
ErrorEPC \leftarrow resumePC_{31..1} \parallel ISAMode_0
```

<sup>&</sup>quot;resumePC" is the address at which processing resumes, as described above.

When the processor reads the *ErrorEPC* register, it distributes the bits to the *PC* and *ISAMode* registers:

```
PC \leftarrow ErrorEPC_{31..1} \parallel 0
ISAMode \leftarrow ErrorEPC_0
```

Software reads of the *ErrorEPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *ErrorEPC* register store a new value which is interpreted by the processor as described above.

For nanoMIPS, ISAMode is not applicable, and should be assumed 0.

# 9.71 DESAVE Register (CP0 Register 31)

**Compliance Level:** *Optional.* 

The DESAVE register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

The *DESAVE* register is meant to be used solely while in Debug Mode. If kernel mode software uses this register, it would conflict with debugging kernel mode software. For that reason, it is strongly recommended that kernel mode software not use this register. If the *KScratch\** registers are implemented, kernel software can use those registers. (For Release 6, the *KScratch\** registers are mandatory.)

### 9.72 KScratchn Registers (CP0 Register 31, Selects 2 to 7)

Compliance Level: Pre-Release 6 - Optional, KScratch1 and KScratch2 at selects 2, 3 are recommended.

Release 6 - For Release 6 nanoMIPS (Config3<sub>MMAR</sub>=3), only KScratch1-2 are required; otherwise 6 (KScratch1-6) KScratch are implemented.

The KScratchn registers are read/write registers available for scratch pad storage by kernel mode software. These registers are 32-bits in width for 32-bit processors and 64-bits for 64-bit processors.

The existence of these registers is indicated by the *KScrExist* field within the *Config4* register. The *KScrExist* field specifies which of the selects are populated with a kernel scratch register.

Debug Mode software should not use these registers, instead debug software should use the *DESAVE* register. If EJTAG is implemented, select 0 should not be used for a *KScratch* register. Select 1 is being reserved for future debug use and should not be used for a *KScratch* register.

#### Figure 9.72 KScratchn Register Format



#### Table 9.91 KScratchn Register Field Descriptions

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Data	31:0	Scratch pad data saved by kernel software.	R/W	Undefined	Optional (Pre-Release 6)
					Required (Release 6)

# **Alternative MMU Organizations**

The main body of this specification describes the TLB-based MMU organization. This appendix describes other potential MMU organizations.

# A.1 Fixed Mapping MMU

As an alternative to the full TLB-based MMU, the MIPS32/microMIPS32 Architecture supports a lightweight memory management mechanism with fixed virtual-to-physical address translation, and no memory protection beyond what is provided by the address error checks required of all MMUs. This may be useful for those applications which do not require the capabilities of a full TLB-based MMU.

### A.1.1 Fixed Address Translation

Address translation using the Fixed Mapping MMU is done as follows:

- Kseg0 and Kseg1 addresses are translated in an identical manner to the TLB-based MMU: they both map to the low 512MB of physical memory.
- Useg/Suseg/Kuseg addresses are mapped by adding 1GB to the virtual address when the *ERL* bit is zero in the Status register, and are mapped using an identity mapping when the *ERL* bit is one in the Status register.
- Sseg/Ksseg/Kseg2/Kseg3 addresses are mapped using an identity mapping.

Supervisor Mode is not supported with a Fixed Mapping MMU.

Table A.1 lists all mappings from virtual to physical addresses. Note that address error checking is still done before the translation process. Therefore, an attempt to reference kseg0 from User Mode still results in an address error exception, just as it does with a TLB-based MMU.

		Generates Phy	sical Address
Segment Name	Virtual Address	Status <sub>ERL</sub> = 0	Status <sub>ERL</sub> = 1
useg suseg kuseg	0x0000 0000 through 0x7FFF FFFF	0x4000 0000 through 0xBFFF FFFF	0x0000 0000 through 0x7FFF FFFF
kseg0	0x8000 0000 through 0x9FFF FFFF	0x0000 0000 through 0x1FFF FFFF	

**Table A.1 Physical Address Generation from Virtual Addresses** 

**Table A.1 Physical Address Generation from Virtual Addresses (Continued)** 

		Generates Phy	sical Address
Segment Name	Virtual Address	Status <sub>ERL</sub> = 0	Status <sub>ERL</sub> = 1
kseg1	0xA000 0000 through 0xBFFF FFFF	0x0000 thro 0x0x1FF	ugh
sseg ksseg kseg2	0xC000 0000 through 0xDFFF FFFF	0xC000 thro 0xDFFF	ough
kseg3	0xE000 0000 through 0xFFFF FFFF	0xE000 thro 0xFFFF	ugh

Note that this mapping means that physical addresses  $0 \times 2000 0000$  through  $0 \times 3$  FFF FFFF are inaccessible when the *ERL* bit is off in the *Status* register, and physical addresses  $0 \times 8000 0000$  through  $0 \times 3$  FFF FFFF are inaccessible when the *ERL* bit is on in the *Status* register.

Figure A.1 shows the memory mapping when the *ERL* bit in the *Status* register is zero; Figure A.2 shows the memory mapping when the *ERL* bit is one.




Figure A.1 Memory Mapping when ERL = 0




Figure A.2 Memory Mapping when ERL = 1

# A.1.2 Cacheability Attributes

Because the TLB provided the cacheability attributes for the kuseg, kseg2, and kseg3 segments, some mechanism is required to replace this capability when the fixed mapping MMU is used. Two additional fields are added to the Config register whose encoding is identical to that of the K0 field. These additions are the K23 and KU fields which control the cacheability of the kseg2/kseg3 and the kuseg segments, respectively. Note that when the ERL bit is on in the Status register, kuseg data references are always treated as uncacheable references, independent of the value of the KU field. The operation of the processor is UNDEFINED if the ERL bit is set while the processor is executing instructions from kuseg.

The cacheability attributes for kseg0 and kseg1 are provided in the same manner as for a TLB-based MMU: the cacheability attribute for kseg0 comes from the *K0* field of *Config*, and references to kseg1 are always uncached.

Figure A.3 shows the format of the additions to the Config register; Table A.2 describes the new Config register fields.

### Figure A.3 Config Register Additions

3	31	30 28	27 25	24 16	15	14 13	12 10	9 7	6 4	3	2 0	
1	M	K23	KU	0	BE	AT	AR	MT	0	VI	K0	

### **Table A.2 Config Register Field Descriptions**

Fiel	ds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
K23	30:28	Kseg2/Kseg3 cacheability and coherency attribute. See Table 9.12 on page 137 for the encoding of this field.	R/W	Undefined	Required
KU	27:25	Kuseg cacheability and coherency attribute when <i>Status<sub>ERL</sub></i> is zero. See Table 9.12 on page 137 for the encoding of this field.	R/W	Undefined	Required

# A.1.3 Changes to the CP0 Register Interface

Relative to the TLB-based address translation mechanism, the following changes are necessary to the CP0 register interface:

- The *Index*, *Random*, *EntryLo0*, *EntryLo1*, *Context*, *PageMask*, *Wired*, and *EntryHi* registers are no longer required and may be removed. Pre-Release 6, the effects of a read or write to these registers are **UNDEFINED**. For Release 6, writes to these registers are ignored, reads return 0 as if the registers were Reserved for Architecture.
- The TLBWR, TLBWI, TLBP, and TLBR instructions are no longer required and must cause a Reserved Instruction Exception.

### A.2 Block Address Translation

This section describes the architecture for a block address translation (BAT) mechanism that reuses much of the hardware and software interface that exists for a TLB-Based virtual address translation mechanism. This mechanism has the following features:


- It preserves as much as possible of the TLB-Based interface, both in hardware and software.
- It provides independent base-and-bounds checking and relocation for instruction references and data references.
- It provides optional support for base-and-bounds relocation of kseg2 and kseg3 virtual address regions.

# A.2.1 BAT Organization

The BAT is an indexed structure which is used to translate virtual addresses. It contains pairs of instruction/data entries which provide the base-and-bounds checking and relocation for instruction references and data references, respectively. Each entry contains a page-aligned bounds virtual page number, a base page frame number (whose

width is implementation-dependent), a cache coherence field (C), a dirty (D) bit, and a valid (V) bit. Figure A.4 shows the logical arrangement of a BAT entry.

Figure A.4 Contents of a BAT Entry



The BAT is indexed by the reference type and the address region to be checked as shown in Table A.3.

Entry Index	Reference Type	Address Region
0	Instruction	useg/kuseg
1	Data	
2	Instruction	kseg2
3	Data	(or kseg2 and kseg3)
4	Instruction	kseg3
5	Data	

**Table A.3 BAT Entry Assignments** 

Entries 0 and 1 are required. Entries 2, 3, 4 and 5 are optional and may be implemented as necessary to address the needs of the particular implementation. If entries for kseg2 and kseg3 are not implemented, it is implementation-dependent how, if at all, these address regions are translated. One alternative is to combine the mapping for kseg2 and kseg3 into a single pair of instruction/data entries. Software may determine how many BAT entries are implemented by looking at the MMU Size field of the *Config1* register.

### A.2.2 Address Translation

When a virtual address translation is requested, the BAT entry that is appropriate to the reference type and address region is read. If the virtual address is greater than the selected bounds address, or if the valid bit is off in the entry, a TLB Invalid exception of the appropriate reference type is initiated. If the reference is a store and the D bit is off in the entry, a TLB Modified exception is initiated. Otherwise, the base PFN from the selected entry, shifted to align with bit 12, is added to the virtual address to form the physical address. The BAT process can be described as follows:

```
i ← SelectIndex (reftype, va) bounds ← BAT[i]<sub>BoundsVPN</sub> || 1^{12} pfn ← BAT[i]<sub>BasePFN</sub> c \leftarrow BAT[i]_{C} d ← BAT[i]<sub>V</sub> t \in BAT[i]_{V} if (va > bounds) or (v = 0) then InitiateTLBInvalidException(reftype) endif if (d = 0) and (reftype = store) then InitiateTLBModifiedException() endif t \in V parameters t \in V in the initiateTLBModifiedException()
```

Making all addresses out-of-bounds can only be done by clearing the valid bit in the BAT entry. Setting the bounds value to zero leaves the first virtual page mapped.

# A.2.3 Changes to the CP0 Register Interface

Relative to the TLB-based address translation mechanism, the following changes are necessary to the CP0 register interface:

- The *Index* register is used to index the BAT entry to be read or written by the TLBWI and TLBR instructions.
- The *EntryHi* register is the interface to the BoundsVPN field in the BAT entry.
- The *EntryLo0* register is the interface to the BasePFN and C, D, and V fields of the BAT entry. The register has the same format as for a TLB-based MMU.
- The Random, EntryLo1, Context, PageMask, and Wired registers are eliminated. Pre-Release 6 the effects of a read or write to these registers are UNDEFINED. For Release 6, writes to these registers are ignored, reads return 0 as if the registers were Reserved for Architecture.
- The TLBP and TLBWR instructions are unnecessary. The TLBWI and TLBR instructions reference the BAT entry whose index is contained in the *Index* register. The effects of executing a TLBP or TLBWR are UNDE-FINED, but processors should signal a Reserved Instruction Exception.

# A.3 Dual Variable-Page-Size and Fixed-Page-Size TLBs

Most MIPS CPU cores implement a fully associative Joint TLB. Unfortunately, such fully-associative structures can be slow, can require a large amount of logic components to implement and can dissipate a lot of power. The number of entries for a fully associative array that can be practically implemented is not large.

In high performance systems, it is desirable to minimize the frequency of TLB misses. In small and low-cost systems, it is desirable to keep the implementation costs of a TLB to a minimum. This section describes an optional alternative MMU configuration which decreases the implementation costs of a small TLB as well as allows for a TLB that can map a very large number of pages to be reasonably implemented.

# A.3.1 MMU Organization

This alternative MMU configuration uses two TLB structures.

- 1. This first TLB is called the Fixed-Page-Size TLB or the FTLB.
  - At any one time, all entries within the FTLB use a shared, common page size.
  - The FTLB is not fully-associative, but rather set associative.
  - The number of ways per set is implementation specific.
  - The number of sets is implementation specific.
  - The common page size is also implementation specific.

- The common page size is allowed to be software configurable. The choice of the common page size is done once for the entire FTLB, not on a per-entry basis. This configuration by software can only be done after a full flush/initialization of the FTLB, before there are any valid entries within the FTLB. Implementations are also allowed to support only one page size for the FTLB in that case, the FTLB page size is fixed by hardware and not software configurable.
- The EHINV TLB invalidate feature is required for FTLB implementation. The legacy method of using reserved address values to represent invalid TLB entries is not guaranteed to work where the implementation can limit what addresses are allowable at a specific TLB index.
- 2. The second TLB is called the Variable-Page-Size TLB or the VTLB.
  - The choice of page size is done on a per-entry basis. That is, one VTLB entry can use a page size that is different from the size used by another VTLB entry.
  - The VTLB is fully-associative.
  - The number of entries is implementation specific.
  - The set of allowable page sizes for VTLB entries is implementation specific.

Just as for the JTLB, both the FTLB and VTLB are shared between the instruction stream and the data stream. For address translation, the virtual address is presented to both the FTLB and VTLB in parallel. Entries in both structures are accessed in parallel to search for the physical address.

The use of two TLB structures has these benefits:

- The implementation costs of building a set-associative TLB with many entries can be much less than that of implementing a large fully-associative TLB.
- The existence of a VTLB retains the capability of using large pages to map large sections of physical memory without consuming a large number of entries in the FTLB.

Random replacement of pages in the MMU happens mainly in the FTLB. In most operating systems, on-demand paging only uses one page size so the FTLB is sufficient for this purpose. Some of the address bits of the specified virtual address are used to index into the FTLB as appropriate for the chosen FTLB array size. The method of choosing which FTLB way to modify is implementation specific.

The VTLB is very similar to the JTLB. The *CO\_PageMask* register is used to program the page size used for a particular VTLB entry.

The configuration of the FTLB is reflected in the FTLB fields within the new *Config4* register. The size of the VTLB is reflected in the  $Config1_{MMUSize-I}$  field. The presence of the dual FTLB and VTLB is denoted by the value of 0x4 in  $Config_{MT}$  register field. These registers are described in "Changes to the CPO Registers" on page 299.

Most implementations would choose to build a VTLB with a smaller number of entries and a FTLB with a larger number of entries. This combination allows for many on-demand fixed-sized pages as well as for a small number of large address blocks to be simultaneously mapped by the MMU.

## A.3.2 Programming Interface

The software programming interface used for the fully-associative JTLB is maintained as much as possible to decrease the amount of software porting.

Also for that purpose, each entry in the FTLB as well as the VTLB use one tag (VPN2) to map two physical pages (PFN), just as in the JTLB. The entries in either array are accessed through the CO\_EntryHi and CO\_EntryLoO/1 registers

Entries in either array (FTLB or VTLB) can be accessed with the TLBWI and TLBWR instructions.

The *PageMask* register is used to set the page size for the VTLB entries. This register is also used to choose which array (FTLB or VTLB) to write for the TLBWR instruction.

For the rest of this section, the following parameters are used:

- 3. FPageSize the page size used by the FTLB entries
- 4. FSetSize Number of entries in one way of the FTLB.
- 5. FWays Number of ways within a set of the FTLB.
- 6. VIndex Number of entries in the VTLB.

For the *CO\_Index*, the *CO\_Wired* registers, the TLBP, TLBR and TLBWI instructions; the VTLB occupies indices 0 to VIndex-1. The FTLB occupies indices VIndex to VIndex + (FSetSize \* FWays)-1.

The TLBP instruction produces a value which can be used by the TLBWI instruction without modification by software. When referring to the FTLB, the value is the concatenation of the selected FTLB way and set, and incremented by the size of the VTLB. For example, {selected FTLB Way, selected FTLB Set} + VIndex.

If *CO\_PageMask* is set to the page size used by the FTLB, the TLBWR instruction modifies entries within the FTLB or the VTLB. It is implementation specific whether the VTLB will be modified for this case. An implementation may choose to modify the VTLB to avoid thrashing the FTLB when there are few FTLB ways.

How the FTLB set-associative array is indexed is implementation specific. Implementation Note: The indexing can be done by directly using the necessary number of virtual address bits or by creating a hash with additional virtual address bits. In any indexing scheme, the least significant address bit that can be used for indexing is log<sub>2</sub>(FPage-Size)+1. The number of index bits needed to select the correct set within the FTLB array is log<sub>2</sub>(FSetSize).

Since the FTLB array can be modified through the TLBWI instruction, it is possible for software to choose an inappropriate FTLB index value for the specified virtual address. In this case, it is implementation specific whether a Machine Check exception is generated for the TLBWI instruction.

The EHINV TLB entry invalidate feature is required for a FTLB. Since it is implementation defined as to whether a particular FTLB index value can be used for a specific virtual address, the legacy method of representing an invalid TLB entry by using a predefined address value is not guaranteed to work.

The method of choosing which FTLB way to modify is implementation specific. Implementation Note: For configurations with many FTLB ways, one inexpensive method is to use a cycle counter of  $\log_2(FWays)$  bits. For configurations with few FTLB ways, LRU or pseudo-LRU methods could be used to choose among the ways within a set.

If CO\_PageMask is not set to the page size used by the FTLB, the TLBWR instruction modifies entries within the VTLB. The VTLB entry to be written is specified by the log<sub>2</sub>(VIndex) least significant bits of the CO\_Random register value.

For both the TLBWR and TLBWI instruction, it is implementation specific whether both (FTLB and VTLB) arrays are checked for duplicate or overlapping entries and whether a Machine Check exception is generated for these cases.

## A.3.2.1 Example with chosen FTLB and VTLB sizes

As an example, let's assume an implementation chooses these values:

- 1. FPageSize 4 kB used by the FTLB entries
- 2. FSetSize 128 in one way of the FTLB.
- 3. FWays 4 ways within a set of the FTLB. (The FTLB has (128 sets x 4 ways/set) 512 entries, capable of mapping (512 entries x 2 pages/entry x 4 kB/page) 4MB of address space simultaneously.
- 4. VIndex 8 entries in the VTLB.

For the *CO\_Index*, the *CO\_Wired* registers, the TLBP, TLBR and TLBWI instructions; the VTLB occupies indices 0 to 7. The FTLB occupies indices 8 to 519.

The FTLB entries have a VPN2 field which starts at virtual address bit 12.

The least significant virtual address bit that can be used for FTLB indexing is virtual address 13. To index the FTLB set-associative array, 7 index bits are needed.

In this simple example, the design uses contiguous virtual address bits directly for indexing the FTLB (it does not create a hash for the FTLB indexing). The FTLB set-associative array is indexed using virtual address bits 19:13. The TLBWR instruction uses these address bits held in *CO\_EntryHi*.

In this simple example, the design uses a cycle counter of 2 bits for way selection within the FTLB. See Figure A.5 for an optional register field reporting this cycle counter value.

The Random register field within CO\_Random is 3 bits wide to select the entry within the VTLB.

# A.3.3 Changes to the TLB Instructions

### TLBP

Both the VTLB and the FTLB are probed in parallel for the specified virtual address.

If the address hits in the VTLB, CO\_Index specifies the entry within the VTLB (a value within 0 to VIndex-1).

If the address hits in the FTLB, *CO\_Index* specifies the entry within the FTLB (a value within VIndex to VIndex+(FSetSize \* FWays)-1). Which bits are used to encode the selected FTLB set as opposed to which bits are used to encode the selected FTLB way is implementation specific, but must match what is expected by the TLBWI instruction implementation. *CO\_PageMask* reflects the page size used by the FTLB.

#### TLBR

Either a VTLB entry or a FTLB entry is read depending on the specified index in CO\_Index.

Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB.

#### **TLBWI**

Either the VTLB or FTLB entry is written depending on the specified index in CO\_Index.

Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB.

It is implementation specific if the hardware checks the VPN2 field of CO\_EntryHi is appropriate for the specified set within the FTLB. The implementation may generate a machine-check exception if the VPN2 field is not appropriate for the specified set.

It is implementation-specific if the hardware checks both arrays (FTLB and VTLB) for valid duplicate or overlapping entries and if the hardware signals a Machine Check exception for these cases.

### **TLBWR**

Either the VTLB or FTLB entry is written depending on the specified page size in CO PageMask.

If CO\_PageMask is set to any page size other than that used by the FTLB, the TLBWR instruction modifies a VTLB entry. The VTLB entry is specified by the Random register field within CO\_Random.

If CO\_PageMask is set to the page size used by the FTLB, the TLBWR modifies either a FTLB entry or a VLTB entry. It is implementation specific which array is modified. An implementation may choose to modify the VTLB to avoid thrashing the FTLB when there are few FTLB ways. The FTLB set-associative array is indexed in an implementation-specific manner. Implementation Note - Some possibilities include 1) using some virtual address bits directly 2) creating a hash using additional virtual address bits.

The method of selecting which FTLB way to modify is implementation specific. Implementation Note - Some possibilities include 1) using a cycle-counter; 2) recording LRU or pseudo-LRU information per FTLB set.

It is implementation specific if the hardware checks both arrays (FTLB and VTLB) for valid duplicate or overlapping entries and if the hardware signals a Machine Check exception for these cases.

# A.3.4 Changes to the CP0 Registers

#### C0 Config4 (CP0 Register 16, Select 4)

A new register introduced to reflect the FTLB configuration. *Config4*<sub>MMUExtDef</sub> register field must be set to a value of 2 or 3 to reflect that the Dual VTLB and FTLB configuration is implemented. If either *Config4* is not implemented or the *Config4*<sub>MMUExtDef</sub> field is not fixed to 2 or 3, the Dual VTLB/FTLB configuration is not implemented.

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the FTLBPageSize, FTLBWays and FTLBSets fields reflect the FTLB configuration. Please refer to "Configuration Register 4 (CP0 Register 16, Select 4)" on page 239 for more detail on this register.

For Release 6, Config4<sub>MMUExtDef</sub> is reserved; see the description for the Config4 register.

### C0\_Config1 (CP0 Register 16, Select 1)

If *Config4<sub>MMUExtDef</sub>* is fixed to a value of 2 or 3, the *MMUSize-1* register field is redefined to reflect only the size of the VTLB.

### C0\_Config (CP0 Register 16, Select 0)

If *Config<sub>MT</sub>* is fixed to a value of 4, the implemented MMU Type is the dual FTLB and VTLB configuration.

#### C0 Index (CP0 Register 0, Select 0)

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the register is redefined in this way:

The value held in the Index field can refer to either an entry in the FTLB or the VTLB. Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB. Which bits in the register field which encode the FTLB set as opposed to which bits encode the FTLB way is implementation specific, but must match what is expected by the TLBWI instruction implementation.

#### C0 Random (CP0 Register 1, Select 0)

For Release 6, this register has been deprecated.

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the register is redefined in this way:

If the value in *CO\_PageMask* is not set to the page-size used by the FTLB, and a TLBWR instruction is executed, a VTLB entry is modified. The Random register field is used to select the VTLB entry which is modified.

If the value in *CO\_PageMask* is set to the page-size used by the FTLB, and a TLBWR instruction is executed, a FTLB entry or a VTLB entry is modified. It is implementation specific whether the *CO\_RANDOM* register is used to select the FTLB entry.

The upper bound of the *Random* register field value is VIndex.

The optional *RandWay* register field is introduced to give software a diagnostic view of the way selection mechanism within the FTLB.

Figure A.5 shows the format of the redefined *Random* register; Table A.4 describes the *Random* register fields.

### Figure A.5 Random Register Format

31	m m-1	16 15		n n-1 U
0	RandW	/ay	0	Random

**Table A.4 Random Register Field Descriptions** 

Fiel	ds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31m, 15n	Must be written as zero; returns zero on read.	0	0	Reserved
RandWay	m-116	FTLB Random Way An implementation specific diagnostic field that reports way selection during for refills within the FTLB:  Some possibilities: If a cycle counter is used for way selection, the cycle counter value is reported here. If LRU or pseudo-LRU methods are used, the selected way used for the last entry modification is reported here.	R	Implementation- specific	Optional
Random	n-10	VTLB Random Index Used by the TLBWR instruction to select the VTLB entry to modify.	R	Number of VTLB Entries - 1	Required

### C0\_Wired (CP0 Register 6, Select 0)

If  $Config4_{MMUExtDef}$  is fixed to a value of 2 or 3, the *Wired* register field can only hold a value of VIndex-1 or less. That is, only VTLB entries can be wired down.

### C0\_PageMask (CP0 Register 5, Select 0)

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the register is redefined in this way:

The Mask and MaskX field values determine whether the VTLB or the FTLB is modified by a TLBWR instruction.

The Mask and MaskX register fields do not affect the TLB address match operation for FTLB entries. The page size used by the FTLB entries are specified by the Config $4_{FPageSize}$  register field.

The software writeable bits in the *Mask* and *MaskX* fields reflect what page sizes are available in the VTLB. These fields do not reflect the page sizes which are available in the FTLB.

# A.3.5 Software Compatibility

One of the main software visible changes introduced by this alternative MMU are the values reported in the *CO\_Index* register. Previously, it was just a simple linear index. For this alternative MMU configuration, the value reflects both a selected way as well as a selected set when a FTLB entry is specified.

Fortunately, this Index value isn't frequently generated by software nor read by software. Instead, the contents of the *CO\_Index* register is generated by hardware upon a TLBP instruction. Software then just issues the TLBWI instruction once the *CO\_EnLo\** registers have been appropriately modified.

Another software visible change is that the *MMUSize-1* field no longer reports the entire MMU size. For TLB initialization and TLB flushing, the contents of *Config1*<sub>MMUSize-1</sub>, *Config4*<sub>FTLBWays</sub> and *Config4*<sub>FTLBSets</sub> register fields must all be read to calculate the entire number of TLB entries that must be initialized. TLB initialization and flushing are the only times software needs to generate an Index value to write into the *CO\_Index* register.

Only the VTLB entries may be wired down. This limitation is due to using some of the *EntryHi* VPN2 bits to index the FTLB array.

If a page using the FTLB page-size is to be wired down, that page must be programmed into the VTLB using the TLBWI instruction, as the TLBWR instruction would only access the FTLB in that situation and could not access any wired-down TLB entry. The TLBWI instruction is normally used for wired-down pages, so this restriction should not affect existing software.

The EHINV TLB entry invalidate feature is required for a FTLB. Since it is implementation-defined as to whether a particular FTLB index value can be used for a specific virtual address, the legacy method of representing an invalid TLB entry by using a predefined address value is not guaranteed to work.

If an implementation uses the *RandWay* field within the *CO\_RANDOM* register, the values reported by this register will be different from that of the default TLB. This register is only used for manufacturing fault-grading or diagnostic purposes, so the changes should not affect production software.

# **Revision History**

Revision	Date	Description
0.92	January 20, 2001	Internal review copy of reorganized and updated architecture documentation.
0.95	March 12, 2001	Clean up document for external review release
1.00	August 29, 2002	<ul> <li>Update based on review feedback:</li> <li>Change ProbEn to ProbeTrap in the EJTAG Debug entry vector location discussion.</li> <li>Add cache error and EJTAG Debug exceptions to the list of exceptions that do not go through the general exception processing mechanism.</li> <li>Fix incorrect branch offset adjustment in general exception processing pseudo code to deal with extended MIPS16e instructions.</li> <li>Add ConfigVI to denote an instruction cache with both virtual indexing and virtual tags.</li> <li>Correct XContext register description to note that both BadVPN2 and R fields are UNPRE-DICTABLE after an address error exception.</li> <li>Note that Supervisor Mode is not supported with a Fixed Mapping MMU.</li> <li>Define TagLo bits 43 as implementation-dependent.</li> <li>Describe the intended usage model differences between Reset and Soft Reset Exceptions.</li> <li>Correct the minimum number of TLB entries to be 3, not 2, and show an example of the need for 3.</li> <li>Explain why xkseg is "missing" the top 2<sup>31</sup> bytes of the segment.</li> <li>Modify the description of PageMask and the TLB lookup process to acknowledge the fact that not all implementations may support all page sizes.</li> </ul>
1.90	September 1, 2002	<ul> <li>Update the specification with the changes introduced in Release 2 of the Architecture. Changes in this revision include:</li> <li>The following new Coprocessor 0 registers were added: EBase, HWREna, IntCtl, PageGrain, SRSCtl, SRSMap.</li> <li>The following Coprocessor 0 registers were modified: Cause, Config, Config2, Config3, EntryHi, EntryLo0, EntryLo1, PageMask, PerfCnt, Status, WatchHi, WatchLo.</li> <li>The descriptions of Virtual memory, exceptions, and hazards have been updated to reflect the changes in Release 2.</li> <li>A chapter on GPR shadow registers has been added.</li> <li>The chapter on CP0 hazards has been completely rewritten to reflect the Release 2 changes.</li> </ul>

Revision	Date	Description
2.00	June 9, 2003	<ul> <li>Complete the update to include Release 2 changes. These include:</li> <li>Make bits 1211 of the PageMask register power up zero and be gated by 1K page enable. This eliminates the problem of having these bits set to 0b11 on a Release 2 chip in which kernel software has not enabled 1K page support.</li> <li>Correct the address of the cache error vector when the BEV bit is 1. It should be 0xBFC0.0300,. not 0xBFC0.0200.</li> <li>Correct the introduction to shadow registers to note that the SRSCtl register is not updated at the end of an exception in which <i>Status<sub>BEV</sub></i> = 1.</li> <li>Clarify that a MIPS16e PC-relative load reference is a data reference for the purposes of the <i>Watch</i> registers.</li> <li>Add note about a hardware interrupt being deasserted between the time that the processor detects the interrupt request and the time that the software interrupt handler runs. Software must be prepared for this case and simply dismiss the interrupt via an ERET.</li> <li>Add restriction that software must set EBase<sub>1512</sub> to zero in all bit positions less than or equal to the most significant bit in the vector offset. This is only required in certain combinations of vector number and vector spacing when using VI or EIC Interrupt modes.</li> <li>Add suggested software TLB init routine which reduced the probability of triggering a machine check.</li> </ul>
2.50	July 1, 2005	<ul> <li>Changes in this revision:</li> <li>Correct the encoding table description for the Cause<sub>PCI</sub> bit to indicate that the bit controls the performance counter, not the timer interrupt.</li> <li>Correct the figure Interrupt Generation for External Interrupt Controller Interrupt Mode to show Cause<sub>IP10</sub> going to the EIC, rather than Status<sub>IP10</sub></li> <li>Update all files to FrameMaker 7.1.</li> <li>Update reset exception list to reflect missing Release 2 reset requirements.</li> <li>Define bits 3130 in the HWREna register as access enables for the implementation-dependent hardware registers 31 and 30.</li> <li>Add definition for Coprocessor 0 Enable to Operating Modes chapter.</li> <li>Add K23 and KU fields to main Config register definition as a pointer to the Fixed Mapping MMU appendix.</li> <li>Add specific note about the need to implement all shadow sets between 0 and HSS - no holes are allowed.</li> <li>Change the hazard from a software write to the SRSCtl<sub>PSS</sub> field and a RDPGPR and WRP-GPR and instruction hazard vs. an execution hazard.</li> <li>Correct the pseudo-code in the cache error exception description to reflect the Release 2 change that introduced EBase.</li> <li>Document that EHB clears instruction state change hazards for writes to interrupt-related fields in the Status, Cause, Compare, and PerfCnt registers.</li> <li>Note that implementation-dependent bits in the Status and Config registers should be defined in such a way that standard boot software will run, and that software which preserves the value of the field when writing the registers will also run correctly.</li> <li>With Release 2 of the Architecture the FR bit in the Status register should be a R/W bit, not a R bit.</li> <li>Improve the organization of the CPO hazards table, and document that DERET, ERET, and exceptions and interrupts clear all hazards before the instruction fetch at the target instruction.</li> <li>Add list of MIPS® MT CPO registers and MIPS MT and MIPS® DSP present bits in the Config3 register.</li> </ul>

Revision	Date	Description
2.60	June 25, 2008	Changes in this revision:  • Add the <i>UserLocal</i> register and access to it via the RDHWR instruction.  • Operating Modes - footnote about ksseg/sseg  • COP3 no longer usable for customer extensions  • EIC Mode allows VectorNum!= RIPL  • CP0Regs Table - added missing EJTAG & PDTrace Registers  • CO_DataLo/Hi are actually R/W  • Hazards table - added a bunch of missing ones  • Various typos fixed.
2.61	August 01, 2008	• In the <i>Status</i> register description, the ERL behavior description was incorrect in saying only 29 bits of kuseg becomes uncached and unmapped.
2.62	January 2,009	<ul> <li>CCRes is accessed through \$3 not \$4 - HWENA register affected.</li> <li>PCTD bit added to CO_PerfCtl.</li> </ul>
2.70	January 22, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Added CP0 Reg 31, Select 2 &amp; 3 as kernel scratch registers.</li> <li>Added VTLB/FTLB optional MMU configuration to Appendix A and <i>Config4</i> register for these new MMU configurations</li> <li>Added CDMM chapter, <i>CDMMBase</i> COP0 Register, CDMM bit in <i>C0_Config3</i>, FDCI bit in <i>C0_Cause</i> register and IPFDC field in <i>IntCtI</i> register.</li> </ul>
2.71	January 28, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>EIC mode - revision 2.70, was actually missing the new option of EIC driving an explicit vector offset (not using VectorNumbers).</li> <li>Clarified the text and diagrams for the 3 EIC options - RIPL=VectorNum, Explicit VectorNum; Explicit VectorOffset.</li> </ul>
2.72	April 20, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Table was incorrectly saying ECR<sub>ProbEn</sub> selected debug exception Vector. Changed to ECR<sub>ProbTrap</sub>.</li> <li>Added MIPS Technologies traditional meanings for CCA values.</li> <li>Added list of COP2 instruction to COPUnusable Exception description.</li> <li>Added statement that only uncached access is allowed to CDMM region.</li> <li>Updated Exception Handling Operation pseudo-code for EIC Option_3 (EIC sends entire vector).</li> </ul>
2.73	April 22, 2009	MIPS Technologies-only release for internal review: • Fixed comments for ASE.
2.74	June 03, 2009	MIPS Technologies-only release for internal review:  • Added CDMM Enable Bit in <i>CDMMBase</i> COP0 register  • Reserved CCA values can be used to init TLB; just can't be used for mapping.
2.75	June 12, 2009	MIPS Technologies-only release for internal review:  • CDMMBase_Upper_Address Field doesn't have a fixed reset value.  • Added DSP State Disabled Exception to <i>CO_Cause</i> Exception Type table.
2.80	July 20, 2009	<ul> <li>FTLB and VTLB MMU configuration denoted by 0x4 in <i>Config<sub>MT</sub></i></li> <li>Added TLBP -&gt; TLBWI hazard</li> <li>Added KScrExist field in <i>Config4</i>.</li> </ul>

Revision	Date	Description
2.81	September 22, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>ContextConfig Register description added.</li> <li>Context Register description updated for SmartMIPS behavior.</li> <li>EntryLo* register descriptions updated for RI &amp; XI bits.</li> <li>TLB description and pseudo-code updated for RI &amp; XI bits.</li> <li>PageMask register updated for RIE and XIE bits.</li> <li>Config3 register updated for CTXTC and RXI bits.</li> <li>Reserve MCU ASE bits in C0_Cause and C0_Status.</li> <li>Clean up description for KScratch registers - selects 2&amp;3 are recommended, but additional scratch registers are allowed.</li> </ul>
2.82	January 19, 2010	MIPS Technologies-only release for internal review:  • Added Debug2 register.
3.00	March 8, 2010	<ul> <li>RI/XI feature moved from SmartMIPS ASE.</li> <li>microMIPS features added</li> <li>MCU ASE features added.</li> <li>XI and RI exceptions can be programmed to use their own exception codes instead of using TLBL code.</li> <li>XI and RI can be independently implemented as XIE and RIE bits are allowed to be Read-Only.</li> <li>TCOpt Register added to C0 Register list.</li> <li>Added encoding (0x7) for 32 sets for one cache way.</li> </ul>
3.05	July 07, 2010	<ul> <li>CMGCRBase register added.</li> <li>Lower bits of C0_Context register allowed to be write-able if Config3.CTXTC=1 and Config3.SM=0.</li> </ul>
3.10	July 27, 2010	• Explain the limits of the BadVPN2 field within Context register and the relationships with the writable bits within ContextConfig register.
3.11	April 24, 2011	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>FPR registers are UNPREDICTABLE after change of Status.FR bit.</li> <li>1004K did not support CCA=0</li> <li>Config4 - KScratch Registers, mention that select 1 is reserved for future debugger use.</li> <li>Context Register - the bit subscripts describing which VA bits go into the BadVPN2 field was incorrect for the case when the ContextConfig register is used. The correct VA bits are 31:31-((X-Y)-1) for MIPS32.</li> </ul>
3.12	April 28, 2011	Changes for 64-bit architectures, no changes for 32-bit architectures.
3.13	November 10, 2011	MIPS Technologies-only release for internal review:  • Nested Exception handling support. Config5 register added.
3.14	February 17, 2012	MIPS Technologies-only release for internal review:  • Segmentation Control, EVA scheme added: a) Adds SegCfg0, SegCfg1, SegCfg2 registers b) SegCt1 - Modifies EBase, Config3. • TLB Invalidate feature.
3.50	September 20, 2012	<ul> <li>Added BadInstr &amp; BadInstrP registers.</li> <li>Added extended ASID field in EntryHi and WatchHi.</li> <li>Added Hardware Page Table Walking Feature</li> </ul>
3.51	October 2, 2012	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Hardware Page Table Walker - previous description wasn't fully correct. PTEVld bit is only used for Directory PTE entries as leaf PTE entries are always loaded from memory.</li> <li>Added TLB init routine for SegmentationControl/EVA.</li> </ul>

Revision	Date	Description
3.52	November 12, 2012	<ul> <li>SegCtl Overlay segment(s) are available in kernelmode. Re-iterate that.</li> <li>FTLB/VTLB - if PageMask set to FTLB size, allowed to modify VTLB.</li> <li>implementation-dependent whether <i>Watch</i> Registers match on 2nd half of microMIPS instruction.</li> <li>Hardware Page Table Walker - give example of 4-byte PTE.</li> <li>Hardware Page Table Walker - added option so Directory PTE entries can represent power-of-4 memory region, using Dual Page Method.</li> <li>Optional PageGrain.MCCause field to record different types of Machine Check Exceptions.</li> </ul>
5.00	December 14, 2012	<ul> <li>R5 changes - include MSA and Virtualization registers and control bits in Register table.</li> <li>R5 changes - include MSA and Virtualization exceptions in Cause exception types.</li> <li>R5 changes - MT and DSP ASEs -&gt; Modules</li> <li>R5 changes - MDMX now deprecated.</li> <li>"Preset" -&gt; "Preset by hardware"</li> </ul>
5.01	December 16, 2012	<ul> <li>No technical content change:</li> <li>Update cover logos</li> <li>Update copyright text</li> </ul>
5.02	April 2012	<ul> <li>R5 changes: FR=1 64-bit FPU register model required is required, if floating-point is supported. Section 3.5.2 64-bit FPR Enable. Table 9.41 Status Register Field Descriptions, FR (floating-point register mode) bit.</li> <li>R5 extension: Table 9.57 Config Register Field Descriptions, AR bit (Architecture revision level). AR=1 indicates Release 2 or Release 3 or Release 5. Like Release 3, all features introduced in Release 5 are optional.</li> <li>Correction: Table 9.59 BPG, Big Pages feature, not supported in MIPS32, only in MIPS64</li> </ul>
5.03	September 9, 2013	Update document template
5.04	September 29, 2013	<ul> <li>MAAR initial version</li> <li>Add MAAR, MAARI and Config5.MRP</li> <li>Table 1.1 typo. Speculate=1 should not contain comment about oldest in machine. Meaningful to Speculate=0. Moved outside sub-table.</li> <li>Added a condition to sw write of MAARI.Index - write of all 1s returns the largest value supported.</li> </ul>
5.04	November 12, 2013	<ul> <li>XPA initial Version.</li> <li>Add extended EntryLo0/1, LLAddr, TagLo, CDMMBase, CMGCRBase</li> <li>PageGrain.ELPA, Config3.LPA, Config5.MVH</li> <li>Remove comment about SW having to initialize the extension bits (of EntryLo,TagLo) if PageGrain.ELPA=0. HW had been asked to reset to 0, but the current POR solution is for mtc0 to 0 out the extension bits that are writable. HW is responsible for zeroing out read-only bits on operation that updates the bits.</li> <li>Remove CDMMBase and CMGCRBase from list of COP0 registers requiring extensions. The two registers support up to 36b PA which is sufficient for their purpose. Less testing.</li> <li>Add a config bit, Config5.MVH, for mth/mfhc0. Since mth/mfhc0 may be used independently of XPA in the future, it is easier for software to query one bit instead of multiple. Further Config3.LPA=1 on 64-bit HW need not mean mthc0/mfhc0 are implemented.</li> </ul>

Revision	Date	Description
6.00	March 31, 2014	• Removed <i>Random</i> register.
		• Removed <i>Status<sub>RP</sub></i> bit.
		• Removed <i>Status<sub>TS</sub></i> bit.
		<ul> <li>Coprocessor 0 UserLocal, BidInstr, BadInstrP, and KScratchn bits now are required.</li> <li>Index: If value greater than, or equal to, the number of TLB entries is written, HW leaves this register unchanged.</li> </ul>
		• EntryLo <sub>C</sub> : HW must ignore writes of unsupported values of this field.
		• UserLocal: now required, and Config3 <sub>ULRI</sub> must be 1.
		• <i>PageMask</i> : HW ignores writes of unsupported values to the <i>Mask</i> field.
		<ul> <li>PageGrain, EntryLoO/1, PageMask, EntryHi: no longer required to write specified values to certain fields and flush TLB before changing a value in this register. SW must now must invalidate TLB entries explicitly using TLBWI.</li> </ul>
		• <i>PWField</i> : writing unsupported values to this register leaves it unmodified.
		• <i>PWSize<sub>PTW</sub></i> : write of 0 value is ignored.
		• <i>PWSize</i> <sub>PTEI</sub> : write of unsupported value does not modify register.
		• <i>Wired</i> : hardware ignores writes of unsupported values to the Wired field.
		• Wired: added a required Limit bit field.
		• RDHWR <sub>ULR</sub> : now required.
		<ul> <li>BadInstr. now required.</li> <li>BadInstrP: now required.</li> </ul>
		• Status <sub>CU</sub> : change in field size.
		• Status bit 28: new name and changed functionality.
		• Status bit 27: new name and changed functionality.
		• Status bit 25 and bit 21: now reserved.
		• Status <sub>SR</sub> and Status <sub>NM</sub> : HW ignores a write of 1; ; now R/W0 (see Table 9.2).
		• Status <sub>KSU</sub> : HW ignores a write of the value.
		<ul> <li>IntCtl<sub>VS</sub>: HW ignores writes of reserved values.</li> </ul>
		• Cause <sub>WP</sub> : HW ignores a write of 1; now R/W0 (see Table 9.2).
		• Config <sub>AR</sub> : now required. Also, encoding 2 has changed.
		• Config3 <sub>BP</sub> and Config3 <sub>Bj</sub> : must now be 1.
		• Cofig3 <sub>ULRI</sub> and Cofig3 <sub>RXi</sub> now required.
		<ul> <li>Config4: format and functionality has changed significantly.</li> <li>Config5<sub>SBRI</sub>: new field.</li> </ul>
		• KScratchn: now required.
		<ul> <li>Config<sub>KO</sub> <sub>K23</sub> <sub>KU</sub>, SegCtln, CFGn<sub>C</sub>: hardware ignores writes of unsupported values to the C field.</li> </ul>
		<ul> <li>COP0Index: Clarification - h/w clears <i>Index<sub>P</sub></i> while s/w can only set to 1.</li> <li>COP0 PWFieldox</li> </ul>

• COP0 PWField<sub>PTEI</sub>

Reset value changed to 2.

Clarified that 0,1 values are illegal, 2 is required, all other values are optional and implementation-specific.

*PTEI* will be unchanged if an unsupported value is written.

Revision	Date	Description
6.01	October 17, 2014	<ul> <li>Added <i>GlobalNumber</i> register for R6 multi-threading support.</li> <li>Added <i>Config5<sub>VP</sub></i> for R6 multi-threading support.</li> </ul>
		• Added Modeless Evil Twin support: <i>Config5</i> <sub>UFE/FRE</sub> .
		Made minor change to reset state of PWSize <sub>PTW</sub>
		<ul> <li>Made minor changes to reset state in all fields of PWField; added clarifications to PWField<sub>PTEI</sub>.</li> </ul>
		<ul> <li>Added Config5<sub>L2c</sub> to detect presence of L2 Config2 in COP0.</li> <li>Modified PageMask to eliminate 1 kB pages; added optional small page support.</li> <li>EBaseCPUNum: in Release 6 with multi-threading, this is replaced by VPNum.</li> <li>Updated CP0 MAAR.  Default is not to speculate  If an address is to speculate, it must be specified by MAAR.  Addresses outside of the MAAR range cannot speculate.</li> <li>Updated COP0 LLAddr and Config5<sub>LLB</sub> to indicated both the LLAddr and LLB fields are</li> </ul>
		mandatory for R6.  • Added <i>Config5</i> <sub>DEC/CES</sub> for endian switching capability.
6.02	July 10, 2015	<ul> <li>Added CP0 BEVVA, DebugContextID (new)</li> <li>Added CP0 VPControl for MT (new)</li> <li>Updated HWREna with PerfCtr, XNP capabilities (new)</li> <li>Updated Config5 - rm CES and added XNP.</li> </ul>
6.03	December 22, 2015	Changes to CP0.MAAR description for MIPS32  • VH is only conditionally required  • Reworked MAAR formats and descriptions  • Misc. clarifications - see change bars  Hardware PTW pseudo-code changes:  • If PWSize=1 and PWCtl.XK/XS/XU all 0, then no tablewalk - fix typo  • Adjust DSize appropriately for double-width - both Dir and Leaf Table  • Adjust Dir and Leaf table offsets to account for double-width reads
6.04	December 19, 2016	<ul> <li>Added <i>MemoryMapID</i> register (CP0 Register 4, Select 5) in support of GINVT instructions.</li> <li>Modified <i>Configuration</i> register 5 (CP0 Register 16, Select 5):</li> <li>Added ULS, XPA, CRCP, MI, and GI bits.</li> <li>Removed redundant list of additional capabilities.</li> <li>Extended <i>WatchHi</i> register with 32-bit MemoryMapID field (CP0 Register 19)</li> <li>In CP0 <i>WatchHi</i>, <i>WatchHi<sub>EAS/ASID</sub></i> are 0 if <i>Config<sub>MI</sub></i> = 1.</li> <li>Fix typo in <i>Cause</i> register format – IP9:2 is now IP7:2.</li> <li><i>Config</i> register: clarified AR field description as to how it is related to <i>Config3<sub>MMAR</sub></i>.</li> <li><i>Config3</i> register:</li> <li>RXI (RIE/XIE only implemented if <i>Config4<sub>MT</sub></i>=1/4).</li> <li>LPA (Change <i>Config5<sub>MVH</sub></i> to new <i>Config5<sub>XPA</sub></i>; fixed broken conditional text – LLAddr, TagLo missing in MIPS64).</li> <li><i>Config4</i> register: updated IE field. Added encoding '01', '00' – no longer reserved in Revision 6 due to deviations.</li> <li><i>HWREna</i>: removed reference to LLX/SCX in XNP description. Replaced with 'Paired LL/SC'. Corrected similar errant descriptions.</li> <li><i>MMAR</i> register: changed <i>Config5<sub>MVH</sub></i> to new <i>Config5<sub>XPA</sub></i>.</li> <li>Changes to Section 4.12 "Hardware Page Table Walker" in Chapter 4, "Virtual Memory" o page 24 Added to Section 4.12.1 "Multi-Level Page Table support"</li> <li>Walker is not enabled in exception/error condition, and in debug mode. This is also ported to pseudo-code of Section 4.12.3 "Hardware page table walking process".</li> <li>List of software actions that will cause cancellation.</li> <li>Renamed <i>Global Number</i> register as <i>GlobalNumber</i>.</li> </ul>

• Changed instances of ArchitectureRevision to ArchitectureRevision().

Revision	Date	Description
6.05	July 13, 2017	Updated the following registers for nanoMIPS:  • BadInstr: Variable-width handling. Presence conditional on Config5 <sub>NMS</sub> .  • BadInstrP: Not supported for nanoMIPS.  • Cause <sub>BD/DC</sub> • Config <sub>AT/AR</sub> • Config <sub>3</sub> <sub>MMAR/ISAOnExc/ISA/ULRI</sub> • Config <sub>5</sub> <sub>PMJ/NMS</sub> • EBase: Minor clarifications unrelated to nanoMIPS.  • HWREna: Not supported when Config <sub>5</sub> <sub>NMS</sub> =1.  Added the following new register:  • BadInstrX—An extension of BadInstr that is utilized to emulate nanoMIPS instructions that
6.06	November 17, 2017	<ul> <li>updated definition of <i>Config5</i><sub>L2C</sub>.</li> <li>Updated cover and formatting.</li> </ul>
6.07	January 4, 2018	<ul> <li>Moved SDBBP after Instruction Validity Exceptions in the exception priority.</li> <li>Removed "Config3<sub>VEIC</sub>=1" wherever it accompanies the text "EIC interrupt mode is enabled".</li> <li>Removed "Config3<sub>VEIC</sub>=0" wherever it accompanies the text "EIC interrupt mode is not enabled".</li> <li>Fixed the bits for IntCtl register for MCU ASE.</li> <li>Updated compliance for Cause<sub>DC</sub>.</li> <li>Section 6.2.9 "Address Error Exception". Indicate alignment requirement for nanoMIPS.</li> <li>Table 9.1 "COP0 Register Summary" Indicate that Random register is deprecated in R6.</li> <li>Section 9.32 "Compare Register" Removed confusing line that indicates Compare may be read-only.</li> <li>Clarified the shadow register description for SRSCtl<sub>ESS</sub>.</li> <li>Table 9.52 "Sources for new SRCCtl.CSS" Added that IntCtl<sub>VS</sub>= 0 is a condition for non vectored interrupt mode.</li> <li>Section 9.51 "Config4 Register" Rewrote KScrExist description.</li> <li>Section 9.52 "Config5 Register" Rewrote DEC description.</li> <li>Section 9.4 "Index Register" Updated Index field write conditions.</li> <li>BadVAddr: clarified that the reported faulting address should be aligned to the direct cause of the fault.</li> <li>Fixed minor typos throughout.</li> </ul>
6.08	March 21, 2018	<ul> <li>Added missing regs to Table 9.1, "CP0 Register Summary": VPControl, GlobalNumber, DebugContextID, MemoryMapID, BadInstrX, BEVVA, MAAR, MAARI.</li> <li>Added comment to Config5.MVH that MVH=1 always for nanoMIPS.</li> <li>BadInstrX: Change in language related to Multi-threading and NMS bit.</li> <li>VPControl/GlobalNumber: State that it does not apply to MT-ASE.</li> <li>PerfCnt, WatchLo/Hi, TagLo/Hi, DataLo/Hi: comment about allowed alias names.</li> </ul>
6.09	April 27, 2018	Changed confidentiality level to Public.